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1. ABSTRACT 
The design of a Multi-Frequency Ringing Generator that perfonns Frequency Selective 
Ringing (FSR) for telephone party line seivices is described. The FSR generator is used in a 
Digital Loop Carrier (DLC) system providing FSR in rural areas. The FSR ringing generator 
is divided into two functions; a 10 volt oscillator providing ringing control signals, and a high 
voltage operational amplifier to amplify the ringing control signals to ring the telephones with 
a de bias to detect off-hook conditions. 
The FSR oscillator is designed in AT&T's 3.5µm CMOS technology to the subcircuit 
level. The ringing control signals are derived by dividing the 128KHz system clock, and 
sequencing a ROM sine wave look-up table into a D/A converter. A nine bit programmable 
divider divides the system clock to give ringing frequencies from 16 to 67Hz. The ROM is 
seven bits wide to minimize quantization errors. The ringing signal is a sampled-and-held 16 
sample sinusiod. 
The FSR amplifier is designed to the component level in AT&T's High Voltage 
Dielectrically Isolated (HVDI) Bipolar-CMOS-DMOS (BCDMOS) technology. The FSR 
amplifier uses external MOSFETs to minimize power dissipation on the BCDMQS IC. A 
unique cascode arrangement allows biasing of the external MOSFETs in the output stage 
independent of their threshold voltages. The stability of the FSR amplifier is verified with the 
Routh test, root locus, and ADVICE circuit analysis. 
- 1 -
2. INTRODUCTION 
Party line telephone service maximumizes the usage of a pair of telephone wires by 
connecting several (two to ten) customers to the same line. This is usually done in rural areas 
where the density of telephone customers is low and running individual telephone lines to each · 
subscriber from the serving central office is not practical from a cost and maintenance basis. 
Frequency Selective Ringing (FSR) is a ringing scheme in which party line selectivity (only 
the called party hears the ringing) is done with different ringing frequencies. With this 
scheme, party-line selectivity is obtained by having telephones with ringers that are tuned, 
either electrically or mechanically to unique frequenciesl 11. The central office has the capability 
of uniquely ringing five different frequencies, and therefore five party selective service is 
offered with bridged ringers as shown in Figure 2.1. Ten party selectivity is possible with 
divided ringing where each ringer uses earth ground as the return path and ringing is connected 
to one or the other conductor. 
2.1 FSR FREQUENCIES 
In FSR arrangements, the serving central office has the capability of uniquely ringing 
five frequencies, therefore five party selective ringing can be offered with bridged ringer 
connections. Three frequency groupsl21 are currently used for FSR as listed in Table 2.1, 
although a central office normally uses only one of the three groups. In analog voice 
communication circuits, the spectrum used for loop supervision including on/off hook status 
and telephone ringing is de to 200Hz. For FSR, only the frequencies from 16 to 61Hz are used 
since ringers ring with the frequency of the applied signal and sound quality of the ringer and 
ringer efficiency are poor outside of this bandl31. Because the frequencies used are very close 
- 2 -
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Figure 2.1. FSR LINE DIAGRAM 
TABLE 2.1. FSR FREQUENCY GROUPS 
Group Frequency Number 
1 2 3 4 
Decimonic: 20Hz 30Hz 40Hz 50Hz 
Hannonic: 2 l63Hz 25Hz 1 333Hz 50Hz 
Synchromonic: 20Hz 30Hz 42Hz 54Hz 
CUSTOMER A 
CUSTOMER B 
CUSTOMER C 
CUSTOMER D 
CUSTOMER E 
5 
60Hz 
2 663Hz 
66Hz 
to each other, the frequency selectivity of the ringing signal and the tuning of the ringers are 
critical. Toe ringing frequency generated must be within f Hz of the desired frequency with 
little or no contribution to other frequencies in the signaling band. 
- 3 -
I 
... . 
2.2 RINGING VOLTAGES 
The Rural Electrification Administration (REA)l41 recommends the nns ringing voltages 
in Table 2.2 for the five frequency numbers 1 through 5 in Table 2.1. 
TABLE 2.2. RINGING VOLTAGES FOR FSR 
FREQUENCY FREQUENCY, VOLTAGE, 
NUMBER Hz V,ms 
1 2 163, 20 105 
2 25, 30 110 
' 
3 1 125 333, 40, 42 
... 
4 50, 54 125 
5 2 60, 66, 663 140 
Some DLC systemsl3ll5l use only one ringing voltage for all frequencies because of circuit 
economics and sales volume. 
2.3 FSR RINGER IMPEDANCE CHARACTERISTICS 
Ringer impedance characteristics vary widely from manufacturer to manufacturer and 
(7·) 
ringer to ringer because of poor ringer quality and lack of standards. Shown in Figure 2.2 is 
the ringer impedance for an AT&T C4A ringer. The ringer impedance exhibits characteristics 
that are affected by the magnetic and mechanical behavior of the ringer coill61. The equivalent 
circuit used for de and dial pulse examinations for a C4A ringer is a 110 Henry inductor with a 
resistance of 3650'1 in series with a 0.45µF capacitor as shown in Figure 2.3. To a first order, 
the characteristics in the ringing band are simulated using the de equivalent circuit with the 
3650'2 resistance increased to 7000'2 . 
- 4 -
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Figure 2.2. AT&T C4A RINGER CHARACl'ERISTICS 
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o--c_J .45 ,.F 
Figure 2.3. C4A RINGER EQUIVALENT CIRCUIT 
2.4 FSR RINGER TUNING 
FSR ringers may be tuned either electrically or mechanically depending on the 
manufacturer. Mechanical tuning is done by means of a weight on the clapper. Adjusting the 
weight up or down the clapper ann decreases or increases the resonant frequency. Electrical 
tuning is done by varying the series capacitor in the ringer. 
- 5 -
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2.5 FSR INTEGRATION INTO A LOOP CARRIER SYSTEM 
Signal multiplexing systems such as Digital Loop Carrier (DLC) systems are 
' proliferating in telecommunications because of their low cost per line and overall system 
management. To be desirable by telephone operating companies, a DLC system must provide 
most or all of the services provided by the present system(s). Party line services using 
Frequency Selective Ringing (FSR) would be integrated into the DLC system to be compatible 
with present needs. 
The circuitry for special services such as FSR usually occupy one or more circuit cards 
in a DLC bay. A circuit card that provides FSR in a DLC system could have the layout as 
illustrated in Figure 2.4. The interface between the DLC system and the line circuit of the 
telephone line is a microcomputer IC with operating and diagnostic programs burned into its 
internal Read Only Memory (RO¥). Telephone ringing voltages are in the 90 to 150V,ms 
range which require high voltage switching power supplies to be provided on the card. The · 
FSR generator is divided into two functions, an oscillator that generates the desired frequencies 
and an amplifier that provides the actual ringing voltages to the telephone lines. 
Application Specific Integrated Circuits (ASICs) are desirable on special function circuit 
cards for a variety of cost, space, and functionality reasons. Many circuit functions in Figure 
2.4 can be integrated into · ASICs. Two such functions are the FSR oscillator and FSR 
amplifier. The FSR oscillator can be effectively realized in a CMOS technology and the FSR 
amplifier in a High Voltage Dielectrically Isolated (HVDI) technology. 
- 6 -
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Figure 2.4. FSR CIRCUIT CARD BLOCK DIAGRAM 
2.6 DESIGN OF FSR OSCILTATOR AND AMPUFIER 
CUSTOMERS 
The design and analysis of the FSR oscillator and FSR amplifier for a DLC application 
are the objectives of this thesis. The FSR oscillator is designed to the polycell or subcircuit 
level in AT&T's 3.5µm CMOS technology. The FSR amplifier is designed in AT&T's HVDI 
Bipolar-CMOS-DMOS (BCDMOS) technology to the component level. 
CMOS oscillator circuitry provides the ringing signal to the FSR amplifier that has a 
large component of the fundamental (ringing) frequency and little or no contributions from 
other frequencies in the signaling band. A system specification of a maximum of ! Hz 
deviation from the desired ringing frequency requires an oscillator with precise frequency 
control. Such precision from a relaxation or phase shift oscillator may not be possible when 
/· 
- 7 -
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process variations during manufacturing are taken into consideration. An alternative to analog 
oscillators is a sequentially clocked oscillator based on the stable 128KHz system clock. When 
a Read Only Memory (ROM) sine wave look-up table containing one cycle of a sinusoid is 
sequentially accessed in equally spaced intervals and the data sent to a Digital to Analog 
Converter (DAC), a sampled sinusoidal wavefolTil is produced. Since the inteivals are timed 
by the system clock, the wavefonn is frequency stable. Dividing the system clock frequency 
by different amounts produces different frequencies and a suitable frequency selective ringing 
signal is generated. 
'The analysis of the FSR ringing signal is the primary motivation behind the FSR 
oscillator design and receives the majority of -the oscillator design effort. Once the ringing 
signal characteristics are detennined, circuitry to the subcircuit level is developed to produce 
the desired signal. Careful attention is paid to the derivation of the hannonics in the ringing 
signal and the accuracy of frequency generation with respect to the system requirements. The 
harmonic spectrum of the ringing signal is a topic of Chapter 4 along with the design of the 
CMOS circuitry needed to provide the signal. 
Because the ringing signal is a sampled sinusoid, a linear amplifier is used to apply the 
ringing voltages to the line. The FSR amplifier is a high voltage operational amplifier used in 
an inverting op-amp circuit. The FSR amplifier is stable under all load conditions. 
Stability analysis is done both mathematically and quantitatively through use of the 
ADVICE circuit simulation program. The stability considerations detennine the maximum de 
open loop voltage gain given the location of the dominant pole, the unity gain frequency, and 
the open loop output impedance. The open loop voltage gain, output impedance, and 
- 8 -
\ 
frequency response detennined from the mathematical evaluations guide the circuit design of 
the FSR amplifier. 
The de loop bias uses the office battery feed (nomina}- -48V) as the reference. The 
battery feed is connected to the positive input of the FSR amplifier through a resistive divider. 
Large signal characteristics such as slew rate and maximum output voltage versus 
frequency are investigated. ADVICE is used to verify the bias circuitry, large and small signal 
operation, and stability of the FSR amplifier with different load conditions. 
The overall FSR amplifier configuration, mathematical stability considerations, circuit 
design and analysis, and circuit simulations are the topics of Chapter 5. The de bias circuitry 
is a design compromise between small signal parameters and quiescent power dissipation 
Small signal analysis is used to verify the frequency response and output impedance 
characteristics of the FSR amplifier. 
" --, 
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3. SYSTEM REQUIREMENTS 
System hardware considerations and electrical requirements dictate the perfonnance 
characteristics of the FSR oscillator and FSR amplifier ASICs. System hardware includes 
power supplies and logic signals that are available. System requirements include FSR 
amplifier stability, ringing voltages, accuracy of frequency generation, and de bias. 
The ringing signal generated by the FSR oscillator must comply with system 
requirements such as frequency accuracy and hannonic content. The FSR amplifier must 
provide the ringing and de bias voltages, and be unconditionally stable for all line 
arrangements. The following are requirements for the ASICs used in the FSR generator 
described in this document: 
• Provide five frequency ringing selection. 
• Frequency groups supported: Decimonic (20, 30, 40, 50, 60 Hz); Hannonic (16 ~, 25, 
. 
33f. 50, 66f Hz); and Synchromonic (20, 30, 42, 54, 66 Hz). 
• Minimum ringing voltages at the telephone set are given in Table 3.1. The loop 
resistance is 900.Q with eight telephone sets at the 100n point where two telephone sets 
are tuned to each of the other four frequenciesf71. 
/ 
- 10 -
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TABLE 3.1. RINGING VOLT AGE AND IMPEDANCE AT TELSET . 
Frequency, Minimum Voltages, Impedance, 
Hz V,ms n 
2 
163, 20 54 2050 
1 
25, 30, 333 54 1905 
40,42,50,54 62 1905 
2 60, 66, 663 68 1905 
• Ringing frequency must be within ±f Hz of the desired frequency. 
• Maximum ac loading is 10 ringers (two at each FSR frequency) with negligible loop 
resistance. 
• de loop bias must provide at least 22ma with a loop resistance of 900Q and 430n for an 
off-hook telephone set (1330'2 total)C71. 
• Hannonics of the ringing signal within the signaling band of de to 200Hz shall be less 
than 1 % (greater than 40dB down) of the fundamental. This also applies to ringing start 
up and stop. 
• The FSR amplifier shall be stable for all line arrangements. 
• The quiescent power dissipation of the FSR amplifier shall be less than 500mW. 
Several power supplies and lc,gic signals are available for use by the ASICs. Pow.er 
supplies available from the system are nominal battery voltage of -48V, and ±5 volt power 
rails for logic and analog functions~ Two complementary high voltage switching power 
supplies to power the FSR amplifier are derived on the circuit card from the battery voltage. 
- 11 -
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The magnitudes of the high voltage power supplies are detennined by the FSR amplifier 
design. System ground is also used. 
Logic signals used are the 128KHz system clock, serial data input and serial data ready 
strobe, and a ringing enable input to tum the oscillator on and off. The logic signals are 
CMOS compatible where logic levels are +5V for logic 1 and ground for logic 0. 
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4. FSR OSC/11,ATOR 
The FSR oscillator circuitry produces a sampled sinusoidal wavefonn that is the input 
signal to the FSR amplifier. This ASIC is designed in AT&T's 3.5µm CMOS technology. It 
provides frequency selection and enabling and disabling of the input signal for the FSR 
amplifier. 
A block diagram of the FSR oscillator is shown in Figure 4.1. The six blocks of the 
FSR oscillator are the programmable system clock divider, ROM address counter, band gap 
voltage reference, Read Only Memory (ROM) containing a sine wave look-up table, Digital to 
Analog Converter (DAC), and analog amplifier network. 
DIVIDER DATA 
INPUT 
DATA CLOCK 
SYSTEM 
CLOCK -..-t 
ENABLE 
PROGRAMMABLE 
SYSTEM 
CLOCK 
DIVIDER 
ROM 
ADDRESS 
COUNTER 
ROM 
BANDGAP 
REFERENCE 
DIA 
Figure 4.1. WAVEFORM GENERATOR BLOCK DIAGRAM 
FSA 
INPUT 
SIGNAL 
The FSR oscillator uses a ROM sine wave look-up table to generate a sampled sinusoid 
by sequentially outputting the ROM data to the DAC in specified intervals. The specified 
intervals are controlled with the programmable system clock divider. Using the system clock 
as the main timing signal ensures an accurate frequency of the generated wavefonn. 
The system clock divider provides a reduced f~uency signal to the ROM address 
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counter to clock data out of the ROM look-up table providing the needed ringing frequency. 
Data from the ROM is sent to the DAC and analog amplifier to produce the sampled sinusoidal 
signal that is the input signal to the FSR amplifier. 
The signal produced by the FSR oscillator is not a pure sinusoid but is a sinusoid that 
has been sampled and held at regular intet¥als. The effect of this operation is to introduce 
harmonics into the wavefonn that are a function of the number of samples per cycle used. 
~ 
This sampled sinusoidal wavefonn is not filtered and contains hannonics that are not desirable 
but quantification indicates that they should not be significant. 
This chapter discusses the mathematical evaluation of the spectral components of such a 
sampled sinusoid, the effects of quantization of the sampled sinusoid with respect to its 
hannonic content, the effects of the analog amplifier gain variation on the harmonic content of 
the wavefonn, detennination of the desired frequency, and the circuit design of all functions 
mentioned to the polycell or subcircuit level. 
4.1 WAVEFORM SPECTRAL ANALYSIS 
· The sampled sinusoidal wavefonn generated is a sinusoidal wavefonn that is sampled 
and held for regular intervals through out each period of the wavefonn. Figure 4.2 shows an 
example of a sampled sinusoidal wavefonn generated where the number of samples per cycle 
(N) is 16. As the number of samples per cycle (N) is increased, the wavefonn approaches a 
pure sinusoid and the hannonics approach zero. Conversely, when N equals 2, the wavefonn is 
a square wave with a substantial third hannonic contribution that is only lOdB down from the 
fundamental. This hannonic could cause false ringing in a telephone tuned to that frequency. 
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T -----------
TIME (SEC) 
Figure 4.2. 16 SAMPLE SINUSOIDAL WAVEFORM 
For this application, the number of samples per cycle (N) of the fundamental is 
. 
detennined by considering two factors, the total hannonic contribution in the signaling band of 
de to 200Hz, and the accuracy of generation of the desired ringing frequencies. 
Hardware realization of the circuitry necessary to produce the wavefonn discussed 
introduces additional hannonic signals. Hannonics of the fundamental frequency are generated 
when the ideal samples of the pure sinusoid are digitized into as many bits as are in the ROM 
used to store the samples. Analysis of this quantization en:or is used to detennine the number 
of bits needed in the ROM. Another source of harmonics is the analog amplifier circuit at the 
output of the DAC. 
The analog amplifier uses two cascaded inverting amplifiers with signal switching to 
- 15 -
provide alternating positive and negative swings of the waveform. If the gain of the second 
amplifier is not unity, an error in the waveform is generated that is equivalent to superimposing 
a sampled half wave signal with quantization error on the original waveform. The hannonics 
generated from the analog amplifier circuit are negligible _but are investigated for completeness. 
4.1.1 HARMONICS OF SAMPLED SINUSOID The mathematical formulation of the 
hannonics of the sampled sinusoid in Figure 4.2 starts by detennining how the wavefonn is 
mathematically generated. If the pure sinusoid in Figure 4.3(a) is sampled N times per cycle 
by an ideal impulse sampler, a series of impulses with amplitudes equal to that of the pure 
sinusoid equally spaced ~ seconds apart are generated as in Figure 4.3(b). When the signal 
in Figure 4.3(b) is passed through a zero ~~rder Sample and Hold (S/H) circuit with a total 
T 
delay time equal to ; seconds, a wavefonn similar to Figure 4.2 is obtained in Figure 4.3(c). 
Figure 4.3 is the basis of the mathematical formulation of the harmonics of the waveform. 
The first step in the analysis of Figure 4.3 is to determine the Fourier transfonns of the 
three functions in Figure 4.3, f (t) of the pure sinusoid, g (t) of the impulse sampled sinusoid, 
and the zero order hold function h (t): 
f (t) = Asin (root) <=> F (ro) = jA 1t[6(ro + eoo) - 6(ro - COo)] 
+oo +oo 
g (t) = l: O(t - kT) <=> G(ro) = ffis l: O(ro - kros) 
le= 00 k= 00 
2sin( @Ts I 2) 
h(t) <=> H(ro) = ----
ro 
(4.1) 
(4.2) 
(4.3) 
21t 
where ms is the sampling frequency which is equal to . Figure 4.4 shows a mathematical 
Ts 
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Figure 4.3. GENERATION OF SAMPLED SINUSOID 
flo~ iq}agram for the three functions f (t), g (t), and h (t) leading to an output called f 0 (t) that 
is the wavefonn of Figures 4.2 and 4.3(c). The signal /p(t) in Figure 4.4 is the result of the 
time multiplication off (t) and g (t), or a frequency convolution of F(ro) and G(ro): 
Fp(ro) = 2~ [F(ro) * G(ro)] (4.4) 
Substituting EQ 4.1 for F(ro) and EQ 4.2 for G(ro) yields: 
jA1t +oo 
Fp(ro) = T L [O(ro - kms + mo) - O(ro - kms - mo)] 
S k- 00 
(4.5) 
Passing /p(t) through the zero order hold circuit h(t) of Figure 4.4 constitutes a time 
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g(t) 
f(t) 
fp(t) 
_T~ 
2 
h(t) 
4 • 
T~ t 
2 
fo(t) 
--
Figure 4.4. MATHEMATICAL WAVEFORM SAMPLING FLOW DIAGRAM 
convolution and a frequency multiplication of Fp(ro) and H(ro): 
(4.6) 
(4.7) 
F0 (ro) in EQ 4.7 is the general Fourier transform of the wavefonn in Figure 4.2. Examination 
of EQ 4.7 reveals that the spectrum of signal fo(t) consists of a series of discrete frequencies 
1 detennined by the impulse factors. The relative magnitudes of the hannonics are governed by 
the "sampling function", SA (x) that is: 
SA(x) = sin(x) 
X 
where 
x = roTs/2 
(4.8) 
(4.9) 
in EQ 4.7. The spectrum for the 16 sample per cycle sinusoid in Figure 4.2 is shown in Figure 
4.5. The effect of sampling the sinusoid is to produce pairs of harmonics of the fundamental 
frequency displaced by multiples of the product of the fundamental frequency roo and the 
number of samples per cycle N: 
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Fo( CIJ) 
coo Wo(N-1) 1 Cl>o (N +1) 
-
w O (2N· T) co, 
RAD/SEC 
Figure 4.5. SPECl'RUM OF 16 SAMPLE PER CYCLE SINUSOID 
21t 21t 
ro = krooN = k N = k = kros To Ts (4.10) 
To 
where N = , and k = 1, 2, ... , oo. Increasing the sampling frequency ms by sampling more Ts 
points per cycle N of the sine wave effectively pushes the hannonic "pairs" out in frequency 
with respect to the fundamental. The sampling frequency ros has an interesting effect on the 
magnitude of the spectral components of the signal that is observed by analyzing the sampling 
function SA in Equation 4.7. Here F.0 (ro) is present only when ro is: 
0) = kros ± COo 
where k = 0, 1, 2, ... , oo as detennined by the impulse factors in EQ 4. 7 and ms is: 
@s = rooN 
therefore 
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( 4.11) 
( 4.12) 
.J 
To 21t 21t 
Ts=-= =--
N ms Nmo 
where N is the number of samples per cycle of OlQ. Thus m becomes: 
ro = mo(kN ± t) 
Substituting Equations 4.13 and 4.14 into the sampling function yields: 
sin x( k ± "'Fj) 
SA(roTs/2) = ----1--
1t(k ± N) 
(4.13) 
(4.14) 
(4.15) 
- where the "'Fj factor in the operand of the sine function detennines the magnitude of the sine 
tenn and the k factor only adds an additional value of 1t to the operand to toggle the sign of the 
sine tenn. Therefore, the magnitude of the sine tenn is independent of k. The denominator of 
EQ 4.15 is approximately proportional to kx for k > 1 since N is greater than 2 and _!_ < 0.5. N 
At the fundamental frequency k = 0, and the denominator is ; . Although k describes a 
particular hannoriic frequency, if, k is allowed to vary, the denominator is proportional to 
frequency and the envelope of hannonics F0 (ro) becomes: 
•• 
1 F0 (ro) oc -
·"" m 
or 
. 1 
F0 (ro)=KX-
e,n, (0 
By rearranging EQ 4.17 and evaluating at c.o0 , K is a constant equal to: 
K = Fo(OOo) COo = Ax s~(1t/N) COo = Fo OOo 
s1tlN 
where F O is the magnitude of the fundamental and is equal to 
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(4.16) 
(4.17) 
( 4.18) 
. ·'•· .. l't ,,, .. ,:,,+ ,,.,. 
F = A 1t sin(1t/ N) 
o xi N 
Therefore 
mo Fo F (co)- --
o,,." - ro 
(4.19) 
(4.20) 
This is the effective envelope for a sampled sinusoid and is shown in Figure 4.6. It is 
obseived from Figure 4.6 that as the sampling rate ms is increased, the hannonic pairs are 
pushed out in frequency and are lower in magnitude. 
0 
-10 
-20 
-30 
F0 (w),(dB) 
Fo 
-40-------------------------~-
fo 32w0 w, RAD/SEC 
Figure 4.6. ENVELOPE OF SAMPLED SINUSOID 
All hannonics in the signaling band from de to 200Hz must be less than 1 % of the 
fundamental or more than 40dB down. From Figure 4.6, it is obvious that the samples per 
cycle (N) must be high enough to push the first pair of hannonics out beyond 200Hz to comply 
with the requirement The lowest ringing frequency is 16Hz which is used to detennine the 
minimum number of samples per cycle (N). For any frequency, the first hannonic encountered 
• IS 
Q 
\ . 
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Harm #1 = N f o - f o = f o(N - 1) (4.21) 
Rearranging EQ 4.21 and setting Harm #1 to 200Hz and / 0 to 16Hz to solve for the minimum 
N yields: 
N > Harm #1 + 1 = 200Hz + 1 = 13.5 
- lo 16Hz (4.22) 
For Harm #1 greater than 200Hz and / 0 = 16Hz, N must be greater than 13.5. 
The circuitry of the ROM address counter is minimized by choosing a value of N that is 
equal to: 
N = 211 (4.23) 
where n is any integer greater than 1 and represents the number of address lines of the ROM. 
Thus N takes on values of 4, 8, 16, 32, and so on. Using a value of N other than that of EQ 
4.23 requires additional logic circuitry in the ROM address counter. The nextj multiple of N ~n 
EQ 4.23 that is larger than 13.5 is 16. Therefore, n is 4 and the signal is a 16 sample per 
cycle sinusoid as shown in Figure 4.2. 
All ringing frequencies produced have the same hannonic contributions although the 
hannonics fall at different frequencies. This is because the sampling rate ros changes for each 
different frequency since N is constant. Table 4.1 lists the hannonic contributions of a 16 
sample per cycle sinusoid for the first pair of haml.onics with respect to the fundamental and 
Figure 4.6 shows the harmonic contributions. These harmonics are just outside of the signaling 
band at 240Hz and 272Hz for a 16Hz ringing signal. 
4.1.2 WAVEFORM DIGITIZATION AND QUANTIZATION ERROR The sampled sinusoidal 
wavefonn analyzed up until now has been sampled with an ideal sampler. That is, the sampler 
obtained samples that are' identical to the pure sinusoid the instant the sample is taken. For 
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TABLE 4.1. HARMONIC CONTRIBUTIONS - 16 SAMPLE SINUSOID 
FREQUENCY, FOURIER FOURIER PHASE 
(Hz) COMPONENT CO~, dB (DEG) 
lo 1.00000 O.OdB 00 
15/o 0.06666 -23.5dB 180 ° 
17/o 0.05882 -24.6dB 180° 
this application, the samples are stored in ROM and sequentially accessed to produce the 
sampled sinusoidal wavefonn in Figure 4.2. Since an n bit wide ROM is used, the number 
stored in ROM can have values (assuming positive values only) that are equal to 
( 4.24) 
where y = 0, 1, 2, ... , 2"-1 and VBG is the bandgap reference voltage used by the DAC. 
When the samples to be stored are not equal to EQ 4.24, quantization errors are 
introduced as the stored samples take on values dictated by EQ 4.24 which are as close to the 
original samples as possible. 
This is equivalent to superimposing quantization error signals on the ideal sampled 
wavefonn where the signals have the values of each quantization error. A figure of merit for 
the quantization error of a sampling system is sometimes a noise voltage expressed in voltsrms· 
Since the ringing signal is periodic and the period is_ synchronized to the sampling 
frequency, the quantization errors lead to an error signal that is periodic with the same ( 1 
frequency as the ringing signal. This error signal contains hannonics of the ringing signal that 
are analyzed not as a noise voltage but for the individual harmonics in the signal. 
Identifying the hannonics present in the sampled and digitized ringing signal of Figure .. 
4.2 detennines the number of bits n per storage location needed in the ROM. 
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4.1.2.1 HARMONICS OF QUANTIZED WAVEFORM When the ringing signal of Figure 
4.7(a) is digitized, it is assumed that the samples at t = to, ts, and t 16 where the samples are 
zero, and the samples at t = t 4 and t 12 where the samples are at a maximum and minimum, are 
sampled with no error. This assumption is made because the absolute values of these samples 
represent zero and full scale values. Therefore, all other samples shown may have some 
quantization error leading to a superimposed wavefonn as shown in Figure 4.7(b). 
Because of symmetry, the samples at t = t 1 and t1 are identical as are the samples at t 2 
and t 6, t 3 and ts , t 9 and t 1 s , t 1 o and t 14, and t 11 and t 13 • The error signal in Figure 4. 7 (b) 
shows odd function and half wave symmetry about the point half way between ts and t 9. 
Three arbitrary voltage level values are assumed here; voltage level V 1 for t 1 and t 1 , and -V 1 
for t 9 and t 1s, voltage level V2 for t 2 and t 6 , and -V2 for t 10 and t 14 , voltage level V3 for t3 
and ts, and -V 3 for t11 and t13. 
To begin the analysis, a less complicated signal is constructed from samples t 1, t 1 , t 9 , 
and t 15 as shown in Figure 4.7(c). Similar signals are constructed from t 2 , t 6 , t 1o, and t14, 
and from t 3 , t 5 , t 11 , and t 13 as in Figures 4.7(d) and 4.7(e), respectively. The wavefonns of 
Figures 4.7(c), 4.7(d), and 4.7(e) all exhibit odd function and half wave symmetry. Because 
the three signals in Figures 4.7(c) through 4.7(e) are superimposed together in Figure 4.7(b), 
the signals are analyzed separately and the resulting Fourier components added together. 
In Figure 4.7(c), all of the a11 components are zero because of odd function symmetry. 
The b11 ~nns with n even are zero because of half wave symmetry and the b,, tenns with n odd 
are detennined by integrating over any quarter period. Thus, 
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Figure 4.7. 16 SAMPLE DIGITIZED SINUSOID ERRORS 
a,. =0 
11 +'t 
bn = : f V 1sin(nCOot)dt 
0 '1 
b,. = 0 
n odd 
n even 
where t is defined as the width of the pulse at t 1 and is equal to 
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t16 
I 
I 
( 4.25a) 
(4.25b) 
(4.25c) 
·, 
To 
t= =Ts N 
(4.26) 
Evaluating EQ 4.25(b) using the limits of integration shown and rearranging tenns yields the 
Fourier series odd bn coefficients for the wavefonn of Figure 4.7(c): 
8V 1 t sin(nffiot/2) 
b In = sin[nroo(t1 + 't/2)] 2 (4.27) TO nro0t/ 
Inspection of EQ 4.27 shows the sampling function SA (rightmost sine tenn) modulated by 
another sine tenn dependent on the time displacement (t1) of the pulse. By using symmetry, 
the result in EQ 4.27 for Figure 4.7(c) is readily used for Figures 4.7(d) and 4.7(e) by 
replacing the time displacement t 1 in the first sine tenn with t 2 and t 3 , respectively. This 
results in the odd Fourier bn coefficients for Figures 4.7(d) and 4.7(e) (b2" and b 3n, 
respectively): 
I 
I 
\ 
8V 2t sin(nffiot/2) 
b2n = T sin[n@o(t2 + t/2)] 2 o nro0t/ n odd 
(4.28) 
8V 3 t sin(nffiot/2) 
b 3" = T sin[nCOo(t3 + t/2)] 2 n odd (4.29) o nro0t/ 
The b" coefficients for Figures 4.7(c) through 4.7(e) (EQ 4.27, 4.28, and 4.29) are summed 
together to give the total Fourier series components for the composite quantization error 
wavefonn in Figure 4.7(b): 
St sin(nroot/2) [ 
2 V 1 sin[nCOo(t1 +t/2)] + o nro0t/ 
V 2sin[n0>o(t2+t/2)] + V 3sin[n0>o(t3+t/2)]] n odd (4.30) 
where bn equal zero for n even, and all an are zero. The values of V 1, V 2, and V 3 in EQ 4.30 
are arbitrary and are dependent on the quantization of the sampled data. 1be harmonic 
components described in EQ 4.30 are quantified by assuming worst case quantization errors for 
all three voltages. 
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4.1.2.2 WAVEFORM SAMPLE DIGITIZATION The wavefonn sample digitization detennines 
the hannonic magnitudes of the error voltages V 1, V 2, and V 3 in EQ 4.30. Digitization takes 
the ideal samples from the signal and converts them to binary words that are n bits wide. The 
number of bits per word n detennines the quantum interval. The quantum interval, a, is 
defined asl81 
ex= --
2" 
where 
V FS = full scale voltage output 
2 = number base for binary 
n = number of bits 
211 = number of quantizing intervals 
(4.31) 
The full scale voltage eutput V FS in the FSR oscillator is the bandgap reference voltage V BG. 
The samples of the ideal sinusoid are quantified with a maximum error of ±..!.a., and the binary 
2 
numbers are stored in ROM to make the sinusoidal look-up table. These error voltages are the 
voltage magnitudes in EQ 4.30 and ultimately the spectral magnitudes of the ringing signal. 
An optimum number of bits n is detennined to comply with system requirements for harmonic 
contribution in the signaling band. 
The maximum output voltage V max of the ROM/DAC circuitry is one quantum step less 
than Vsa since a quantum step is used for the zero condition. V max is equal to 
VsG(2" - 1) 
Vmax=-----
2" 
(4.32) 
The relationship between the error voltages V 1 , V 2 , and V 3 in EQ 4.30 is used to 
detennine the number of bits n needed for digitization. Analysis of EQ 4.30 with all error 
voltages set equal to an arbitrary voltage Vx and the absolute values of the cosine tenns used, 
shows that a maximum is encountered at the third harmonic where n equals 3 such that 
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To 
t= = Ts N (4.26) 
Evaluating EQ 4.25(b) using the limits of integration shown and rearranging terms yields the 
Fourier series odd b,, coefficients for the wavefonn of Figure 4.7(c): 
8V 1 t sin(nCt)ot/2) b 1,, = sin[nCOo(t 1 + t/2)]----T O nro0t/2 (4.27) 
Inspection of EQ 4.27 shows the sampling function SA (rightmost sine tenn) modulated by 
another sine tenn dependent on the time displacement (t 1) of the pulse. By using symmetry, 
the result in EQ 4.27 for Figure 4.7(c) is readily used for Figures 4.7(d) and 4.7(e) by 
replacing the time displacement t 1 in the first sine tenn with t 2 and t 3 , respectively. This 
results in the odd Fourier bn coefficients for Figures 4.7(d) and 4.7(e) (b2n and b 3n, 
respectively): 
8V 2t sin(nCt)ot/2) b2,. = sin[nroo(t2 + 't/2)]----
T o , nmot/2 n odd (4.28) 
8V 3t sin(nCOot/2) 
b 3,. = To sin[nffio(t3 + t/2)] 
nro0t/2 
n odd (4.29) 
The b,, coefficients for Figures 4.7(c) through 4.7(e) (EQ 4.27, 4.28, and 4.29) are summed 
I 
together to give the total Fourier series components for the composite quantization error 
wavefonn in Figure 4.7(b): 
b,, = 
8t sin(nro0t/2) [ 
2 V1sin[nroo(t1+t/2)] + o nro0t/ 
V 2sin[nroo(t2+t/2)] + V 3sin[nroo(t3+t/2)1] n odd (4.30) 
where b,. equal zero for n even, and all a,. are zero. The values of V 1, V 2, and V 3 in EQ 4.30 
are arbitrary and are dependent on the quantization of the sampled data. The harmonic 
components described in-EQ 4.30 are quantified by assuming worst case quantization errors for 
all three voltages. 
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4.1.2.2 WAVEFORM SAMPLE DIGITIZATION The wavefonn sample digitization detennines 
the harmonic magnitudes of the error voltages V 1, V 2, and V 3 in EQ 4.30. Digitization takes 
the ideal samples from the signal and converts them to binary words that are n bits wide. The 
number of bits per word n detennines the quantum interval. The quantum inteival, a, is 
defined asl81 
ex=-
2" 
where 
V FS = full scale voltage output 
2 = number base for binary 
n = number of bits 
2" = number of quantizing intervals 
(4.31) 
The full scale voltage output VFs in the FSR oscillator is the bandgap reference voltage V8a. 
The samples of the ideal sinusoid are quantified with a maximum error of ±f cx, and the binary 
numbers are stored in ROM to make the sinusoidal look-up table. These error voltages are the 
voltage magnitudes in EQ 4.30 and ultimately the spectral magnitudes of the ringing signal. 
An optimum number of bits n is detennined to comply with system requirements for harmonic 
contribution in the signaling band. 
The maximum output voltage V max of the RO.M/DAC circuitry is one quantum step less 
than V80 since a quantum step is used for the zero condition. V max is equal to 
V80 (2" - 1) Vmax=----
2" 
(4.32) 
Toe relationship between the error voltages V 1, V 2, and V 3 in EQ 4.30 is used to 
detennine the number of bits n needed for digitization. Analysis of EQ 4.30 with all error 
voltages set equal to an arbitrary voltage Vx and the absolute values of the cosine tenns used, 
shows that a maxim1Jm is encountered at the third harmonic where n equals 3 such that 
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(4.33) 
This hannonic must be greater than 40dB down from the fundamental. The voltage V max in 
EQ 4.32 is the amplitude of the ringing signal in Figure 4.2 and is equal to A in EQ 4.7 and is 
set to unity. The magnitude of the fundamental is detennined by evaluating EQ 4.7 at ro0 and 
noting that the 7t tenn is a constant only present in the frequency domain leaving SA evaluated 
at roo: 
sin(OOoTs/2) = sin(1t/ 16) = _9936 SA = rooTs/2 1t/16 (4.34) 
Hannonics generated within the signaling band by error wavefonns must have amplitudes less 
than ·9936 or 9.936x10-3. This is the maximum allowable voltage of b 3 in EQ 4.3'.3. The 
.. 100 
voltage Vx in EQ 4.33 is equal to 
1 
Vx = ±-a. 
2 
(4.35) 
The nonlinearity of the DAC caused by the mismatch of ider1tical IC resistors in the resistive 
ladder in the DAC also adds to this voltage. For the AT&T 3.5µm CMOS Technology, 
matching of identical p-type diffused resistors is 0.1 % for a one cr distribution[91 making the 
DAC nonlinearity effect negligible. 
An equation for b3 in tenns of n is derived using EQ 4.35 for Vx in tenns of a, with a. 
from EQ 4.31 and using EQ 4.32 to get a. in tenns of V max· b3 then becomes: 
V 2n 
b = 1191 max 3 
· 2(2n - 1) (4.36) 
Letting b 3 equal the maximum allowable voltage of 9.936x10-3 and rearranging EQ 4.36 to 
solve for n, yields 
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,•, -, .. ·.· · ".~ • , • ,. ·: «, · •' · · ··, ·,1;1 -~\'1\;.1 ... '/ '. · .. , · .;,_, ;·-' ''·· • l ~.,- ,., ·c · -"··' , ·., "•' ,;,~ . 
1.9 V max + l l 1. 9 X 1. 0 l 2b3 og _2_x_9_.9_3_6_x_10 ___ 3 + 
n = ------ = --------- = 6.60 log(2) log(2) (4.37) 
Rounding up to obtain an integer number for n gives n equal 7 and a 7 bit wide ROM is 
necessary. 
There are several binary codes commonly used to store sample data. They include 
straight and offset binary, one's and two's complement binary, absolute value plus sign binary, 
the Gray code, and Binary Coded Decimal (BCD) code. The absolute value plus sign binary 
code is best suited for this application. The sign bit is used to switch the polarity of the analog 
amplifier every half cycle of the fundamental. Therefore, only the amplitude of the signal is 
stored in ROM and the sign bit is generated with the Most Significant Bit (MSB) of the ROM 
address counter. 
Observation of the first half of the ringing signal in Figure 4.2 reveals that there are only 
five unique voltage levels. One of the levels is zero and one is full scale. There are only three 
levels that need to be digitized as is the topic of the previous section. Inspection of the second 
half of Figure 4.2 shows the identical situation but opposite in sign. The five voltage levels 
'" 
are sampled by using a sine function with an amplitude of unity as in 
(4.38) 
To 
where Ts is the sampling period equal to and i takes on values of 0, 1, 2, 3, and 4. The 
N 
five actual samples are listed in Table 4.2 along with the digitized samples, corresponding 7-bit 
binary ROM data and error signals. The error voltages V 1, V 2 , and V 3 in Table 4.2 are 
inserted into EQ 4.30 to arrive at the complete expression for the Fourier series for the error 
signal shown in Figure 4.7(b) for a 7 bit quantized signal: 
\ 
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TABLE 4.2. FIVE UNIQUE SINUSOIDAL SAMPLES AND ROM DATA 
• ACTUAL DIGITIZED BINARY ERROR l SAMPLE NUMBER ROM DATA SIGNAL* 
( 0 0.0 0.0 0 Vo= 0.0 
1 0.38268 0.38582 49 V 1 = 3.1427xto-3 
2 0.70711 0.70866 90 V 2 = 1.5530x10-3 
3 0.92388 0.92126 117 V3 = -2.6219xto-3 
4 1.0 1.0 127 V4 = 0.0 
* Error Signal = Digitized Number - Actual Sample. 
St sin(n ro0t/ 2) [ b11 = - 3.1427x10-3 sin(tnro0) + To nroot/2 
1.5530><10-3 sin(2tnroo) - 2.6219x10-3sin(3tnroo)] n odd (4.39) 
EQ 4. 39 uses the relation between t 1 , t 2 , and t 3 and 't where, in general, 
(4.40) 
EQ 4.39 shows that the third (n = 3) is the most significant hannonic and is more than 52 dB 
. 
down from the fundamental. 
4.1.3 HARMONICS DUE TO AMPUFJER GAIN DIFFERENCES Hannonics are introduced 
into the ringing signal when the second analog amplifier A 2 in Figure 4.16 has a non-unity 
gain. The first amplifier A 1 takes the current output of the DAC and generates a negative full 
wave rectified signal of twice the ringing frequency. The second amplifier A 2 takes the output 
of A 1 and inverts it to make a positive full wave rectified signal. When the input of A 3 is 
alternated every half cycle of the ringing frequency between the outputs of A 1 and A2, a 
sampled sinusoidal ringing signal is produced at the output of amplifier A 3. To have no 
. . 
hannonics in the signaling band because of this amplifier network, the gain of amplifier A 2 
must be unity. If it is not unity, one half cycle is greater than the other and hannonics are 
- 30 -
.. / 
introduced. 
The non-unity gain of A 2 effectively superimposes a sampled half wave rectified signal 
with quantization errors on the original wavefonn. The sampled half wave rectified signal and 
its quantization errors are discussed for completeness although these effects are negligible 
given the 0.1 % matching t0IeranceC9J of the feedback resistors. 
4.1.3.1 HARMONICS OF SAMPLED HALF WAVE SINUSOID A greater-than-unity gain of 
amplifier A 2 causes an error in the output as shown in the first half of Figure 4.8(a). 
ACTUAL 
• 
A _ ~ ____ .. ::--·~. .~ORIGINAL 
I .. .. ... ... .... 
I 
I 
I 
- A - -, - - - - . - ·-- .- - - - - - - - - - -
i 
t, '2 t3 '• ts •e •1 
t•O 
(a) 
(b) ERROR SIGNAL FROM (a) 
t, '2 t3 '• ts •e '1 
t•O 
(c) QUANTIZATION ERROR 
Figure 4.8. EFFECTS OF AMPLIFIER GAIN '!;ARIA TION . 
:'t 
The voltage error in Figure 4.8(a) is a sampled half wave rectified sinusoid as shown in Figure 
4.8(b) with a quantization error signal as shown in Figure 4.8(c). 
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The hannonics introduced by Figure 4.8(b) are detennined with the same procedure used 
for the sampled sinusoid in Figure 4.3. The Fourier complex component ak for a half wave 
rectified sinusoid as in Figure 4.9(a) with amplitude A' representing amplifier A 2 's non-unity 
gain with frequency mo is: 
T0 !4 
a" = l J A 'sin( root )e (-jk~t> dt 
T 0 -T 014 
(4.41) 
Carrying out the integration of EQ 4.41 and collecting exponential tenns yields the result for 
A' 
a1c = 4 
sin[ro0T 014(1-k)] 
rooTo/4(1-k) 
sin[COoT 0 /4(1 +k)] 
+ rooT ol4(I+k) (4.42) 
Except for the fundamental, EQ 4.42 predicts that only the even hannonics are present and the 
envelope of the harmonics is shown in Figure 4. lO(a) as signal X(m) that is equal to 
+oo 
X(m) = 2, 21ta1co<ro - kro0) (4.43) 
/c::i 00 
When Figure 4~l0(a) is sampled by an impulse train p(t) in Figure 4.9(b) such that P(m) is 
21t +oo 
P(m) = T 2, O(m - kms) 
$ le= 00 
(4.44) 
as in Figure 4.lO(b), a signal Xp(m) is generated that is a frequency convolution of X(m) and 
P(ro): 
1 1 +oo 
Xp(m) = 2 [X(ro)*P(ro)] = 2, X(ro - kms) 1t Ts lc::i oo 
(4.45) 
Xp(ro) is a periodic function of frequency consisting of a sum of shifted replicas of X(ro), 
scaled by 1/Ts as illustrated in Figure 4.lO(c). This is the Fourier transfonn for an impulse 
sampled half wave sinusoid as shown in Figure 4.9(b). The samples are held to generate signal 
x0(t) in Figure 4.9(c) by passing -Xp(t) through zero order hold h(t) as described in EQ 4.3. 
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Figure 4.9. HALF WA VE SINUSOID TIME DOMAIN SAMPLING 
The Fourier transfonn of Figure 4.9(c) becomes: 
,I 
t +oo 2sin(kco0Tsl2) X0 (co) = Xp(co)H(ro) = L X(co - kcos) 
Ts k= oo kcoo 
(4.46) 
and is shown in Figure 4.lO(d). From Figure 4.lO(d), the most significant harmonic in the 
signaling band is the second harmonic which must be greater than 40dB down (less than 1 % of 
the magnitude of/ 0) from the fundamental. To detennine the maximum deviation from unity 
/-J of the gain of amplifier A2, EQ 4.46 is evaluated at the second harmonic (k = 2) letting I . 
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Figure 4.10. HARMONICS OF SAMPLED HALF WA VE SINUSOID 
F0 x 1% ~ X0(2roo) where F0 is detennined in EQ 4.19. With A set to unity, the second 
hannonic of X0 (co) is 
) 
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Fox 0.01 = A1t sin(1t/N) x 0.01 = 1t(9.936x10-3) ~ Xo(2mo) 
xi N 
sin[rooT 0/4(1-2)] sin[ffioT 0 /4(1+2)] 
------+------
rooTo/4(1-2) rooTo/4(1+2) 
where k = 2 and A:nax is the maximum gain variation from unity for amplifier A2• 
Rearranging EQ 4.47 to solve for A:nax yields: 
A~ax ~ 0.0480 
"' 
(4.47) 
(4.48) 
The maximum deviation of amplifier A 2 is ±4.8% of unity allowing its gain to vary from 
-0.952 to -1.048. The gain of A 2 is detennined by feedback resistors and the worst case 
' 
matching of identical p-type diffused resistors is 0.1 %[91. To add a margin of safety into the 
· calculations for the gain, it is assumed that the overall amplifier gain varies ten times the 
tolerance of the feedback resistors for a gain tolerance of 1 % . Thus 
A~ct = O.OlxA (4.49) 
and the second hannonic is greater than 53dB down and well within the requirement of 40dB 
down from the ringing frequency. 
4.1.3.2 HARMONICS OF HALF WAVE QUANTIZATION ERRORS The deviation in the gain 
of amplifier A 2 also introduces half wave errors of the quantization errors discussed in Section 
,; 
, 4.1.2.1. These voltage errors illustrated in Figure 4.8(c) are analyzed much like those of 
Section 4.1.2.1 although this wavefonn shows even function symmetry. This evaluation is 
carried out for completeness even though the half wave error voltages were well below· 40dB 
indicating that the quantization errors are below the half wave errors . 
.. 
• 
The error voltages V1, V2, and V3 in Figure 4.8(c) are 1 % of the same subscripted values 
in Table 4.2. The 1 % proportionality is introduced via EQ 4.49. An evaluation similar to that 
in Section 4.1.2.1 yields the equation for the a11 harmonics of Figure 4.8(c) as: 
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4t sin(nO>()t/2) [ 
a11 = 2 3.1427xl0--
5cos[nroo(t1-'t/2)] + To nO>()t/ 
1.5530>< 10-s cos[nroo(t 2-'t/2) J + 2.6219x 1 o-s cos[ n roo(t 3-t/2) 1] (4.50) 
In EQ 4.50, t 1, t 2, and t 3 , are referenced to t = 0 as shown in Figure 4.8(c). All of the 
coefficients of the cosine tenns are positive indicating that the entire half wave has been scaled 
larger since the gain variation of amplifier A 2 is assumed to be positive. 
4.1.~ HARMONICS OF All. CONTRIBUTIONS. The analysis of the FSR oscillator signal 
includes the effects of sampling the pure sinusoid in Section 4.1.1, quantization error 
introduced by digitization in Section 4.1.2, and harmonics because of amplifier gain variation 
in section 4.1.3. The frequency analysis of the effects studied are shown in Figure 4.11 where 
EQ 4.7, 4.39, 4.46, and 4.50 have been used with A in EQ 4.7 set to unity and A' in EQ 4.46 
(A' is actually in EQ 4.42) set to 0.01. The harmonics below 15/0 are in the signaling band 
for a 16Hz ringing signal and are well below the 40dB requirement with more than 10dB of 
margin at the second and third hannonic. 
This analysis does not take into consideration the high frequency effects of the analog 
amplifiers and the circuitry used to generate the wavefonn since these effects are outside of the 
signaling band from de to 200Hz. The hannonics calculated do not include those that are 
presumed to be introduced by the FSR amplifier. The spectral hand analysis of all wavefonns 
discussed has been verified with a computer program that calculates the sine and cosine 
coefficients by doing the necessary integration on each step of the wavefonns. Once the 
spectral hand analysis is confinned with the computer program, the respective hannonics were 
simulated with the ADVICE circuit simulation program to verify the reconstruction of the 
original wavefonns. Table 4.3 shows the comparison with the computer program and each of 
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f, Hz 
the equations derived in this chapter with the wavefonn as described above. EQ 4.50 is not 
shown in Table 4.3 since all components are negligible compared with the other calculated 
hannonics. 
4.2 DETERMINATION OF RINGING FREQUENCY 
By sequentially clocking through an N byte ROM containing a one cycle sine wave 
look-up table and sending the ROM data to the DAC, a sampled sinusoid that has N samples 
per cycle is generated with a fundamental frequency/ 0 that is equal to 
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TABLE 4.3. SPECIRAL COMPU'I'ER ANALYSIS vs. HAND ANALYSIS 
HARMONIC 
FcLK 
fo=--N 
NUMBER 
lo 
2 
3 
4 
5 
6 
7 
8 
9 
10 
11 
12 
13 
14 
15. 
16 
17 
COMPUTER EQ 4.7 PROGRAM 
9.985x10-1 9.936x10-1 
2.141x10-3 * 
2.371x10-3 * 
4.704x10-4 * 
1.193xto-3 * 
2.387x10-4 * 
8.313x10-4 * 
1.560x10-4 * 
6.477x10-4 * 
1.43 lxl0-4 * 
5.414x10-4 * 
\, 1.568x10-4 
* 
5.457x10-4 * 
3.048x10-4 * 
6.657x10-2 6.624x10-2 
1.705x10-{j * 
5.874x10-2 5.845x10-2 
EQ 4.39 EQ 4.46 
6.037xlo-5 4.968xl0...:3 
* 2.1sox10-3 
2.360xto-3 
* 
* 4.659x10=4 
1.189xlo-3 * 
* 2.298x10-4 
8.270x10-4 * 
* 1.58 lxl0-4 
6.432x10--4 
* 
* 1.379x10-=4 
5 .406x 1 o--4 * 
* 1.553x 1 o-=4 
5.447x10--4 * 
* 3.072xlo-=4 
4.024x10-{j 3.312x10-4 
* * 
3.552x10-{j 2. 922x 1 o-=4 
( 4.51) 
where FcLK. is the frequency that data is clocked out of the ROM. With a fixed number of 
samples per cycle N, any fundamental frequency Jo is realized by varying FcLK· 
For this application FcLK is the fixed system clock of 128KHz. To obtain ringing 
frequency selectivity, another factor m must be inserted in EQ. 4.51 as follows: 
FcLK 
fo=--
mN 
(4.52) 
Divisor m can have any integer value greater than zero. m is realized by inserting a 
programmable system clock divider between the ROM address counter and the system clock as 
shown in Figure 4.1. 
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The value of N effects the frequency selectivity of the ringing signal. As N is increased 
in EQ 4.52, m must be decreased to maintain the desired fundamental frequency / 0• Therefore, 
increasing N reduces the frequency selectivity obtained with m. The actual ringing frequency 
generated must be within ±f Hz of the desired ringing frequency. 
A maximum value of N is calculated that gives the necessary selectivity with respect to 
ringing frequency lo by using EQ 4.52 and replacing I O with lo + A/0 and m with m + Am. 
&11 is an integer and the smallest increment of Am is one. Since the actual ringing frequency 
produced must be within ± ! Hz of the desired ringing frequency, AJ/f' is 2xf Hz. 
Rearranging EQ 4.52 , setting m equal to ;CU( and solving for N max yields 
oN 
N = /cLI( llf o 
max ~ f O f O + Af 0 
' r 
(4.53) 
Since N max decreases as the frequency increases, the lowest value of N max occurs when the 
highest frequency of interest is generated. Evaluating EQ 4.53 with the highest ringing 
frequency (66 ~ Hz), the clock frequency /cLI( of 128KHz, and ~ set to one, yields: 
Nmax = 
128KHz 
1 x 662:._Hz 
3' 
2 
-Hz 
3 
2 2 = 19.0 
66-Hz + -Hz 
3 3 
! (4.54) 
This is the largest number of samples per cycle pennitted that allows the required frequency 
selectivity. Since N max is greater than N calculated in Section 4.1.1 (N = 16), the frequency 
selectivity is adequate. 
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4.3 PROGRAMMABLE CWCK DIVIDER 
The purpose of the programmable clock ~ider is to generate the divisor m in EQ 4.52 
to allow ringing frequency selectivity without changing the input clock frequency f CLK. or 
changing the number of samples per cycle N used. As shown in Figure 4.1, the programmable 
clock divider has three inputs, a serial data input, a serial data ready strobe, and the system 
clock (F cLK ). The serial data (D) contains the desired ringing frequency infonnation and is 
related to m but not equal to m. The data is entered Least Significant Bit (LSB) first and Most 
Significant Bit (MSB) last. The maximum value of D detennines the number of counter stages 
needed to generate the desired sampling frequency ls where fs is 
cos Nro0 fs = = = Nfo 21t 21t (4.55) 
where f O is the desired ringing frequency. 
The relationship between the serial data D and m is determined by considering a simple 
2 stage programmable clock divider. Schematic and timing diagrams of a 2 stage 
programmable clock divider are shown in Figure 4.12. In Figure 4.12, gates G 1 and G 2 fonn 
a 2 stage binary counter used to divide the system clock. D-Flip Flops G3 and G 4 are a two 
stage shift register that holds the serial data D. Exclusive OR gate G 6 compares the data at the 
. output of G 2 and G 3 putting out a logic "1" if the data matches and logic "O" if the data is 
different Exclusive OR gate G7 operates as does G 6 on the outputs of G 1 and G 4 . AND 
gate Gs goes HI only when G7 and G6 are HI indicating that all data is matched. D-Aip-Aop 
G 9 latches the condition of G 8 to provide a stable reset signal for the binary divider of G 1 and 
G 2 and is also the programmable divider output called F5• 
Analysis of the timing diagram of Figure 4.12 assumes that the condition of both serial 
. ~- .. 
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data outputs of G 3 and G 4 are HI or D = 3 where G 3 is the MSB and G 4 is the LSB. The 
dividing begins at t = 0 when the output of the programmable divider (Fs) goes high and l 
allows the counter to count. The counting proceeds until t = t 1 when counter outputs match 
the shift register outputs and O O, 0 1 , and P CLX all go high. At t = t 2 the condition ''of P cLK 
(logic "1 ") is latched into D-FF G 9 and G 9 goes low. The counter is reset to all zeros and 
0 0 , 0 1, and PcLK all go low. D-FF G 9 latches the low signal from PcLK at t = t3 and the 
cycle of the output F s is complete. One cycle of F s has taken four cycles of the input system 
clock. Thus the programmable divider outputs a frequency ls at F s that is 
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fcLK 
/s=D+1 
where D is the serial frequency data in the D-Flip Flop shift register. 
(4.55) 
In this example D = 3 giving a frequency at Fs that is one quarter of the frequency of 
the system clock. A value of D equal to zero does not give an output frequency equal to the 
system clock but instead gives zero frequency. This is because the data and the counter are 
matched when the counter is reset and the counter always stays reset. 
'' 
From Section 4.1.1, the number of samples per cycle N is 16. In EQ 4.52, the value of 
the divisor m corresponds to a variable delay that is obtained with the programmable clock 
divider. The maximum value of m is detennined by rearranging EQ 4.52 so that 
FcLK 
m=--fo N 
From the programmable divider of Figure 4.12, m is 
m =D + 1 
Substituting this value of m into EQ 4.56 yields 
F D = CLX - 1 
fo N 
(4.56) 
(4.57) 
( 4.58) 
To detennine the maximum value for D and the number of stages needed in the programmable 
clock divider, EQ 4.58 is evaluated with the lowest desired ringing frequency (!0 = I6Hz). 
Therefore, 
D = l28KHz _ l = SOO 
l6Hz X 16 
To find the number of binary divider stages needed to count to this number, let 
• rearrangmg, 
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(4.59) 
(4.60) 
, log(SOO) = 8 96 
n i:=; log(2) · (4.61) 
A 9 stage binary counter is necessary to provide the needed division. Since there are 9 outputs 
-of the binary counter, there also must be 9 stages of a shift register to be used for detennining 
the division necessary for proper operation. The complete programmable divider is shown in 
Figure 4.13. 
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The actual ringing frequency f O generated is calculated by using Equation 4.58 to 
detennine the value of D needed. This may give D a value with a fraction which is rounded 
up or down to the nearest integer value. After rounding D to an integer number, EQ 4.58 is 
rearranged to find the actual ringing frequencies generated. These ringing frequencies and 
values of D are tabulated in Table 4.4. 
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TABLE 4.4. RINGING FREQUENCIES PRODUCED WITH 16 SAMPLE WAVEFORM 
DESIRED FREQUENCY, DIVISOR D ACTUAL FREQUENCY, ERROR fo, Hz fo 'Hz Hz act 
16 499 16.000 0.000 
16.667 479 16.667 0.000 
20 399 20.000 0.000 
25 319 20.000 0.000 
30 266 29.963 
-0.037 
33.333 239 33.333 0.000 
40 199 40.000 0.000 
42 189 42.105 0.105 
. 
. 
50 159 50.000 0.000 . 
54 147 54.054 0.054 
.. 
60 132 60.150 0.150 
. 
66 120 66.116 0.116 
66.667 119 66.667 0.000 
4.4 ROM ADDRESS COUNTER 
The ROM address counter sequentially accesses memory locations in the ROM sine 
wave look-up table to generate the desired ringing signal. Since the code used to store the sine 
wave infonnation, in the ROM is the absolute value plus sign code, the MSB of the ROM 
address counter is used as the sign bit of the data. The sign bit (MSB) is not stored in ROM 
but is implied by alternating the polarity of the analog amplifier network in Figure 4.16 from 
inverting to noninverting. The number of samples per cycle N is 16, and 4 counter stages are 
needed to produce one cycle of the ringing signal. 
The MSB stage controls the sign of the wavefonn and the three other stages control the 
ROM address buss. Because the ROM data buss is connected directly to the DAC, the ROM 
address lines must change synchronously to reduce transients during address buss switching. 
This is done with a three stage negative edge triggered toggle flip-flop cascaded with positive 
edge triggered D flip-flops as shown in Figure 4.14. The synchronous output is taken at the 
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Figure 4.14. SYNCHRONOUS ROM ADDRESS COUNTER 
output of the D flip-flops. 
The MSB or sign bit changes the polarity of the analog amplifier network. Changing the 
sign bit when the amplifier output is zero reduces if not eliminates transients at the FSR 
oscillator output (amplifier A 3). To do this, the sign bit changes when the data from the ROM 
to the DAC is stable and equal to zero. By connecting the sign bit stage directly to the analog 
amplifier netwolk, the sign bit changes when the DAC data is stable. r 
The NANO and OR gate at the top of Figure 5.14 disable the ROM address counter 
when the Ringing Enable line goes low and all three ROM address lines are high. This allows 
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the controlling microcomputer to tum , off the FSR generator at zero crossings to reduce 
generator tum on and tum off transients. 
4.5 READ ONLY MEMORY 
The sine wave look-up table stored in ROM is an absolute value plus sign code. The 
sign bit is accomplished with the ROM address counter and the analog amplifier network. This 
leaves the storage of half of the 16 samples to the ROM. Of the eight ROM locations, there 
are only five discrete data values as discussed in Section 4.1.2.2 and Table 4.2. 
Because the sign bit changes before the ROM address counter, the ROM accesses the 
data for zero output when the ROM address buss is binary 111. The truth table for the ROM 
from the address lines to the data output is shown in Table 4.5. 
TABLE 4.5. TRUTH TABLE FOR ROM 
ROM ADDR LINE ROM DATA 
A2 A1 Ao Decimal Binary 
0 0 0 49 0110001 
0 0 1 90 1011010 
0 1 0 1f7 1110101 
0 1 1 127 1111111 
' 
1 0 0 117 1110101 
1 0 1 90 1011010 
1 1 0 49 0110001 
1 1 1 0 0000000 
4.6 BANDGAP VOLTAGE REFERENCE 
The bandgap voltage reference is a CMOS polycell that provides a 1.25 voltage reference 
r,., 
for the DAC. Worst case variation in the reference voltage is ± 31mV over the temperature 
range of O to 100 t:[lOJ. The output of the bandgap voltage reference is an operational 
amplifier suitable to drive the DAC in Figure 4.15. 
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4.7 DIGITAL TO ANAWG CONVERTER 
The DAC as illustrated in Figure 4.15, is a seven bit R-2R resistive ladder with current 
output into the virtu~ ground of analog amplifier A 1 (Figure 4.16). 
06 
MSB 
R R 2R 
2R 2R 2R 2R 2R 2R . 2A 
VIRTUAL 
GROUND 
L...-~+-+~.-~-+-t~--~-+-t--..._~-t-+-----~-+-+-_.._~---+-+-_...~---+-___.QF 
05 D4 03 D2 D1 
Figure 4.15. DIGIT AL TO ANALOG CONVERTER 
DO 
LSB 
AMPLIFIER 
The data input to the DAC is the seven bit ROM data buss. The resistance R is equal to 
lOKQ and 2R is 20K'1. 
For the band gap reference, the equivalent resistance of the DAC is simply R which is 
lOKO. The input of analog amplifier A 1 is a current equivalent to 
VBG Ieq = k (4.62) 
2"R 
where n is the n11mber of data bits (7) and k is the binary data value from Oto 27-1. 
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4.8 UNI-TO-BIDIRECTIONAL ANALOG AMPLIFIER NETWORK 
The uni-to-bidirectional amplifier network takes the full wave rectified sampleq 
sinusoidal current signal from the DAC and converts it to a sampled sinusoid by inverting 
every other period of the input signal. The amplifier is made up of three CMOS operational 
amplifier stages A 1, A 2 , and A 3 as shown in Figure 4.16. 
VeG 
I= k n 2 A 
DAC OUTPUT 
R 
SIGN BIT FROM 
ROM ADDA COUNTER 
R 
A 
,. 
" 
" 
" 
' 
' 
" 
" 
" 
" 
' 
' 
" 
' 
" 
" 
" 
A 
Figure 4.16. WAVEFORM GENERATOR AMPLIFIER NETWORK 
INPUT SIGNAL 
TO FSA 
AMPLIFIER 
The input to the amplifier is the current input of the DAC at the virtual ground of the inverting 
input of amplifier A 1. The FSR oscillator output is the output of A 3 . 
Since the bandgap reference voltage Vsa is positive, the output of A 1 is a negative full 
wave rectified sampled sinusoid. Amplifier A2 is an inverting amplifier with a gain of unity. 
The output of A2 is a positive full wave rectified sampled sinusoid. The sign bit from the 
ROM address counter toggles the input to unity gain amplifier A 3 between the outputs of A 1 
and A 2 every half cycle of the desired ringing frequency / 0 . The sign bit changes when both 
A 1 and A 2 outputs are zero eliminating voltage transients at the input of A 3 . The output of A 3 
. is the sampled sinusoidal ringing signal shown in Figure 4.2. This is the input signal to the 
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FSR amplifier. 
The amplitude of the ringing signal VAc is 
V (21 1) Vsa -- (21 - 1) 1.2;v = 1.24V AC= - 27 2 (4.63) 
' I. 
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5. FSR AMPLIFIER 
The FSR amplifier provides the de loop bias and ringing voltages to the telephone lines. 
The FSR amplifier is shown in Figure 5.1 and consists of a high voltage operational amplifier 
designed in AT&T's BCDMOS HVDI technology with external output MOSFETs to absorb 
power during ringing, feedback resistors that detennine the ac and de voltage gains, and a 
protection resistor Rs. , ac input signal VAc is from the FSR oscillator and the de voltage 
Voc that is the nominal -48V battery feed. 
A· I 
R 
" 1 
R2 
-
Vin 
+ 
. 
VDD 
Vout 
v.tS 
Figure 5.1. FSR AMPLIFIER CONFIGURATION 
~. 
Two voltage supplies, positive supply Vvv, and negative supply Vss power the amplifier. 
The amplifier is unconditionally stable for all loads. 
This chapter deals with all aspects of the design of the FSR amplifier. Subjects 
discussed are the amplifier circuit configuration to meet system requirements, mathematical 
stability considerations, circuit design, stability, steady state and transient analyses using 
ADVICE to verify perfonnance. System requirements determine the amplitude of the ringing 
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voltages, the maximum de output impedance, and the de loop bias voltage needed at the output 
' 
of the FSR amplifier. Mathematical stability considerations detennine the maximum value of 
open-loop gain of the amplifier and the open loop output impedance. 
5.1 INTEGRATION OF THE FSR AMPUFIER IN AT&T s HVDI TECHNOLOGY ) 
,, 
Dielectrically Isolated (DI) technologies use capacitor dielectric (silicon dioxide SiO 2) to 
completely isolate individual components from each other just as reverse biased pn junctions 
do in most integrated circuit technologies. AT&T's Bipolar-CMOS-DMOS (BCDMOS) 
technology has high voltage (>lOOV) and low voltage bipolar, medium voltage (== 15-25V) 
CMOS, high voltage p-channel lateral MOSFETs, and vertical Diffused n-channel MOS 
(DMOS) FETs available on a single chip. The high voltage components in BCDMOS have 
breakdown voltages from 100V to 450V depending on the design and the resistivity of the 
starting silicon. The vertical DMOSs are capable of a few watts of continuous power 
dissipation. The isolation from component to component is limited only by the breakdown of 
the isolation dielectric or circuit constraints. For these reasons, the FSR amplifier is designed 
in AT&T's BCDMOS technology. 
Because all components are capacitively isolated, most circuits are designed without 
concerns of the isolation. The tub isolation capacitances range from a few tenths of a picofarad 
for a small tub to about 30 picofarads for a large tub. The capacitor isolation is a concern 
when extremely fast circuits are desired or when large and fast transients are expected. 
A primary workhorse of BCDMOS is the DMOS transistor. The DMOS has been 
proven to be a reliable modest power transistor. With on resistances as low as 5.Q and 
breakdown voltages in excess of 400V, the DMOS is well suited for the output stage of the 
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amplifier. When the DMOS is designed for voltages greater than 300 volts~
1 
a quasi-saturation 
effect occurs where the square law relationship between the drain current and gate voltage does 
not hold for high currents and the 10 versus Vvs curves with different gate voltages tend to 
crowd together. Current crowding in certain areas of the DMOS are believed to be responsible 
for this actionl111• 
The high voltage NPN transistors have collector-base breakdown voltages (BVcb) equal to 
that of the DM0Ss but in the open base configuration, the breakdown voltage from collector to 
emitter (BVceo) is about one half of BVcb. 
A circuit design difficulty in AT&T's HVDI BCDMOS technology is that 
complementary bipolar and high voltage MOSFE'I' components do not have similar 
characteristics. The starting material for BCD MOS is n-type silicon, therefore, n-channel 
vertical DM0Ss and vertical bipolar NPNs have superior characteristics compared with their 
complements. The high voltage p-channel MOSFET (HVPMOS) has a lower transconductance 
(by a factor of four) and higher ON resistance. The bipolar PNPs have relatively low betas 
(about 1 to 10) and are slow (f, ~ lOOKHz). 
The CMOS components have 5 µm minimum line widths and can support voltages in 
excess of 25 volts for wider line widths. Unlike the high voltage DMOS and HVPMOS, and 
the bipolar transistors, the n- and p-channel CMOS components can be designed to have 
similar characteristics. The CMOS components can be put together in one tub, or can be in 
separate tubs if operating(Vt,ltages are different. Latch-up can be a problem with n- and p-
channel components in the same tub, therefore using separate tubs avoids possible latch-up 
problems. 
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When component matching is a priority as in current mirrors, the CMOS circuitry is 
preferred. The high voltage components are in separate tubs and adjacent components are 
spaced much further apart than the CMOS components. For this reason, the CMOS 
components display superior matching qualities in much less area than the DMOS and 
HVPMOS. The bipolar components show good matching capabilities but are much larger than 
the CMOS components. \ 
In this application, the output transistors have to absorb as much as 10W of continuous 
power depending on the loading conditions. This is too much power for the BCDMOS IC to 
dissipate. For this reason, external MOSFETs are used in a cascade arrangement to absorb the 
power and voltage of the output stage while CMOS BCDMOS transistors control the output 
voltage with relatively low operating voltages. 
5.2 FSR AMPLIFIER REQUIREMENTS 
The ac and de voltage gains of the amplifier, the magnitude of the power supply rails, 
the amplifier's current and power handling capability, and other parameters are detennined by 
the requirements of f e system. The ac and de system requirements are considered. The 
amplifier parameters and requirements detennined are ringing voltages, open and closed loop 
gains, open loop and de output impedance, maximum ac current, slew rate, output saturation 
voltage, power supply voltages needed, and minimum loop bias current. 
J 5.2.1 AC AMPUFIER REQUIREMENTS The FSR amplifier must provide ringing signals 
with enough amplitude to satisfy the system requirements for ringing voltage at the telephone 
set as per Table 3.1. The gain of the amplifier is detennined by the feedback resistors Ri and 
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(5.1) 
(_, 
The output voltage v0 .,, needed to meet the requirement in Table 3.1 is detennined by selecting 
a value for series resistance Rs using the circuit in Figure 5~2. . 
Ag Re 
100 0 800 0 + 
VAC 
vout PARALLEL Rp AL AS PER 
COMBINATION TABLE 3.1 
OF TELEPHONES 
AS PER 
TABLE 5.2 
-
'\ 
Figure 5.2. CIRCUIT FOR MINIMUM RINGING VOLTAGE AT TELSET 
Resistors RA and RB are the telephone line resistance, Rp is the parallel connection of the 
magnitudes of eight ringer impedances, with two ringers at each of the four other ringing 
frequencies, RL is the impedance at the telephone set as per Table 3.1, Rs is the ringing 
generator series resistance, and v 0u1 is the output voltage of the FSR amplifier. 
Resistance Rp is detennined by evaluating the impedance of ringers where there are two 
ringers tuned to each of the other four frequencies. The ringer impedance used is in Figure 2.3 
where C is varied to adjust the resonant frequency and R is 70000. The decimonic ringing 
group (Table 2.1) is used to detennine the capacitor for each frequency as shown in Table 5 .1. 
Parallel Resistance Rp : is detennined at each decimonic frequency by evaluating the impedances 
of ringers at the other frequencies and using the magnitudes of the impedances to calculate Rp. 
The magnitudes of the impedances of the ringers and Rp are tabulated in Table 5.2. Rp is 
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TABLE 5.1. SERIES CAPACITOR FOR DECIMONIC RINGERS 
RESONANT FREQUENCY (L = 11011) 
CAP. 20Hz 30Hz 40Hz 50Hz 60Hz 
.58µF .26µF .14µF .09lµF .064µF 
TABLE 5.2. RINGER IMPEDANCES AT DECIMONIC FREQUENCIES 
EVALUATION RINGER IMPEDANCE, n 
Rp,'1 FREQUENCY, Hz fo=20Hz fo=30Hz fo=40Hz fo=50Hz fo=60Hz 
20Hz * 18KQ 44KQ 74KQ llOKQ 5KQ 
. 
30Hz 14KQ * 19KQ 38KQ 62KQ 2.9KQ 
40Hz 22KQ 14K!l * 18KQ 35Kn 2.SKQ 
50Hz 30K'1 23K!l 14K'1 * 17KQ 2.4KQ 
\z, :' 
60Hz 38KQ 32KQ 24KQ 14KQ * 2.9KQ 
* Impedance at resonant frequency, not e\t,aluated in EQ 5.2; is equal to 7000n. 
calculated as 
1 
, R - (5.2) \ p- 2 2 2 2 f"( 1 ,/ , l ,_ / ~ 
f -, 
+ + + Z( Z2 Z3 Z4 
where the factors of 2 indicate the parallel connection of two ringers at each frequency. The 
impedances Z11 in EQ 5.2 are the impedances of the ringers tuned to other frequencies as 
calculated in Table 5.2 at the evaluation frequency. For simplicity, the phase relationship of 
the ringer impedances is neglected and Rp is treated as a resistance. 
In Figure 5.2, Rs is varied at each decimonic frequency with the voltage at the telephone 
sets as per Table 3.1. The relationship between v0 u1 and Rs is shown in Figure 5.3 for each 
decimonic frequency. 
In most ringing generators, the value of Rs is low (about 100!2) to minimize the power 
dissipation, ringing voltages, and the total de loop resistance. Using Rs equal to 100n in 
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Figure 5.3. OUTPUT VOLTAGE v0 ui VERSUS SERIES RESISTANCE Rs 
Figure 5.3, V0 ui on the 60Hz curve is 110vrms· 
Voltage source Vac in EQ 5 .1 is the FSR oscillator with a peak voltage V AC of 1.24 V 
(EQ 4.63). From EQ 4.34, the amplitude of the ringing signal Vac,,_ is .9969 times Vac: 
Vac,,,a1: = .9936xl.24v = 1.23v 
The rms Value Of Vac is 
1.23v _ 0 87 ~ - • Vrms 
(5.3) 
I' (5.4) 
The closed loop gain of the amplifier Av is calculated using the input and output voltages 
needed: 
Rt Vout,,... -110vrms 
Av=-=--= =-126 
Ri Vac""' 0.81Vrms 
(5.5) 
The values for feedback resistors Ri and Rt are somewhat arbitrary, although too small a 
resistance for Ri loads down the FSR oscillator and too a high value for Rt may cause noise 
problems. Allowing the maximum output current from the FSR oscillator to be 0.25ma, Ri 
becomes: 
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'Vacpm1 
Ri = .25ma = 
R1 then is 
1.24v :::: SKO. 
.25ma 
Rt= -AvxR; = 126x5Kn = 630KQ 
( 
(5.6) 
(5.7) 
The minimum value of the amplifier's open loop gain is determined by allowing a 20dB 
margin between the open loop and closed loop gains at the highest frequency of interest. 
Assuming lOOHz as the highest ringing frequency, the minimum open loop gain (Amin) at 
lOOHz is 
Amin = Av x 10 = 126 x 10 = 1260 or 62dB @ lOOHz (5.8) 
The small signal open loop output impedance of the FSR amplifier r O is detennined by 
the bias and size of the output stage MOSFETs. The de output resistance Ro of the amplifier 
! 
when the output is saturated is the channel ON resistances of the output MOSFETs. Maximum 
impedance and resistance design objectives for r0 and Ro are the same. For this analysis, the 
maximum resistance for Ro is also used for r0 • 
The maximum output impedance of the amplifier is determined by finding the difference 
in magnitude between the peak output voltage and the high voltage power rail. The peak 
output voltage v 0uiinak is 
Voutmu _ ,-;:;-- 11 Ov,ms . ~ r;:;--
v 0u1 ca1r. = x-v2 = x-v2 :: 157v 
P .9936 .9936 (5.9) 
The .9936 factor is the relationship between the peak output voltage and the amplitude of the 
ringing voltage as determined in EQ 4.34. The source follower output stage MOSFETs 
saturate with a substantial voltage between v0 ut and the power supply rails. This loss of output 
voltage swing is because of the gate-to-source voltages of the output MOSFETs and their drive 
circuitry. For fully on MOSFETs, it is not unusual to have 10 volts from gate to source. For 
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the cascoded MOSFET output stage, the allowable output saturation voltage Vsat is 20 volts. 
Therefore, the minimum high voltage power supply rails are 
VDD . Vss . = ±(Voui--1. + Vsa,) = ±(157v + 20v) = ±177v nwa. mm ,,_ (5.10) 
The maximum output resistance in saturation Ro is detennined by EQ 5.10 and the 
maximum load current during ringing. The minimum ringing load impedance is found in 
Table 5.2 at 40Hz where Rp is a minimum and the impedance of two 40Hz ringers at 
resonance is 3500'1. With the cable length at zero, the 40Hz ringers are in parallel with the 
other ringers for a total ac impedance of 1524Q including Rs neglecting phase relationships. 
The peak load current is 
Voui,,_ 157v 
= --- = 103mapeak 
1524'1 1524'1 
(5.11) 
The load current is much larger than 103ma when a telephone goes off-hook during a 
ringing period because the telephone's impedance in ringing frequencies is about 4000. When 
an off-hook condition is detected, the FSR generator is removed from the line. Therefore, it is 
pennissible for the output amplifier to saturate at a much larger voltage than Vsat = 20V and 
clip the ringing signal. The current of an off-hook telephone is not used in the Ro 
calculations. 
If a 50% margin is added to peak load current in EQ 5 .11 to detennine the output 
resistance, the maximum output resistance or output MOSFET RoN is 
Vsat 20V 
Ro = -i
0
_111_x_1 ___ 5 = 103maxl.5 = I30n 
ma 
(5.12) 
The minimum slew rate SR of the amplifier is calculated by considering the highest 
ringing frequency (66.7Hz) and the amplitude of the ringing signal (157v0 "',-ai) with a margin 
of 10. The slew rate is at a maximum when a sinusoid is crossing zero. Evaluating the 
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derivative at zero yields the minimum amplifier slew rate SR 
2 volts SR= 10v0ui,,_21tfo = 10X157vx27tX66-3 Hz= 0.66 nd (5.13) µseco 
5.2.2 DC WOP BIAS REQUIREMENTS The requirement for de loop current is at least 22ma 
of loop current when the loop resistance is 900'2 with 430'2 at the telephone set. The FSR 
amplifier applies -48V de on the line and the minimum loop current is 
-4SV = -34ma 
lioopmin = 100'2 + 9000 + 4300 (5.14) 
The de bias voltage applied to the line is equal in ihagnitude and sign of the office 
\ 
battery voltage. The FSR amplifier provides unity gain from the office battery to the telephone 
line. The gain of the amplifier from the office battery to the amplifier output is 
R 
1 + I 
R· 
' 
With R 2 set equal to R; to minimize bias current offset, R 1 is 
1 Av 
R1 = R2 - 1 + = 5KQ(l - 1 + 126) = 630KQ 
Ade Ade 
(5.15) 
(5.16) 
5.2.3 FSR AMPUFIER AND CIRCUIT PARAMETERS Table 5.3 recaps the FSR amplifier 
and circuit parameters necessary to meet the system requirements. 
TABLE 5.3. FSR AMPLIFIER AND CIRCUIT PARAMETERS 
PARAMETER VALUE PARAMETER VALUE 
Av -126 Amin@ lOOHz 1260 
Void 
""' 
110vrms Vac mu 0.81Vrm.r 
• 103ma lt1c . 34ma lolllpc;u mm 
SLEW RATE SR 0_66 volts 
usec 
VDDmm, Vssmm ± 177Voc 
Rs 100n Ro 130'1 
R· 
' 
5KQ R1 630K'2 
R1 630K!l R2 5KQ 
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5.3 MATHEMATICAL AMPUFIER STABIUTY 
The stability of the FSR amplifier is evaluated using single and two pole amplifier 
models. Loading conditions include zero loop resistance and 10 telephones connected. The 
parameter that is varied in the stability considerations is the de open loop gain A O of the 
amplifier to determine the ma·ximum de open loop gain The amplifier is stable under all load 
1 conditions with at least 45 ° of phase margin. Both amplifier models have a low frequency 
dominant pole as in most operational amplifier designs. The dominant pole is assumed to be at 
1Hz. Two methods of stability analysis are used, the Routh criterion and root locus. The 
i 
results are verified with gain-phase plots. 
Telephones used in FSR applications have ringers that are tuned to different frequencies, 
but the frequencies are close together since ringing frequency variation is less than one-half of 
a decade. In the stability analysis, the characteristic impedance used for a telephone ringer is 
that of the AT&T C4A ringer shown in Figure 2.3. 
For the mathematical stability considerations, the maximum load consists only of the 
capacitance of ten C4A ringers or 4.5µF .. The minimum load capacitance is zero simulating an 
open cable arrangement The resistance in series with the capacitance is the FSR amplifier 
series resistance Rs and the loop resistance. The loop resistance is added to Rs for simplicity. 
For the maximum loop resistance of 900'2, Rs is 10000. The minimum resistance of Rs for 
zero loop resistance is simply the FSR amplifier series resistance of 100 n. 
The amplifier configuration analyzed is shown in Figure 5.4 with the ringer capacitance 
labeled CL- The amplifier is modeled as a voltage controlled voltage source with a frequency 
dependent voltage gain and a small signal output impedance labeled r0 • Only the input signal 
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Figure 5.4. AMPLIFIER CONFIGURATION FOR ST ABILITY ANALYSIS 
,., ' ............. ~ \·'. '' 
from the FSR oscillator is considered. The non-inverting input is grounded and the amplifier 
input impedance is assumed to be negligible. Analysis of the closed-loop gain AvUro) 
neglecting the amplifier input impedance yields 
. Vout AUco)~1Uco) 
AvUro) = Vac = __ l_+_A_(j-.co-)~-F-(j-.ro-) / (5.17) 
where AUro) is the open loop gain of the amplifier, ~1Uro) is the transfer function from the 
input vac to the inverting input, and ~FUco) is the transfer function from the output v0 u1 to the 
inverting input ~1Uro) is 
(1 + jOYC1) 
~l = ~lo (1 + jOYtp 
where 
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(5.19a) 
(5.19b) 
I 
/ 
r0 (R; + R1) 
'Cp = CL Rs + (5.19c) 
R; +Rt+ r0 
Since R1>r0 , t1 :::: tF and ~,Uro) is approximately independent of frequency. The transfer 
function from v0 "' to the inverting input is ~FUro) and is 
(1 + jcotL) 
~F = ~F o (l + jffi'tF) 
where 
I 
·(5.20) 
(5.21a) 
(5.21b) 
(5.21c) 
ro 
tL and tp differ only by the factor in tp. As Rs increases to simulate increased loop 
Rs 
resistance, tF approaches tL. This has the effect of pole-zero cancellation and ~FU co) is 
approximately constant with frequency. tL and tp are the furthest apart when the loop 
resistance is zero and Rs is equal to 100.Q, the amplifier series resistance. For this case, tp is 
2.3 times 'CL. 
The open loop gain of the amplifier AUro) is 
Ao 
AUm)= ---
1 + jCiYt0 
for a single pole amplifier and 
A 
AUm) = o (1 + jOYto)(l + j0Yt1) 
(5.22) 
(5.23) 
for a two pole amplifier. For both amplifier models, roo = _!_ is the low frequency dominant 
to 
1 pole and co1 = is the high frequency roll-off pole characteristic an amplifier gain stage. 
t1 
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5.3.1 SINGLE POLE AMPUFIER MODEL This analysis detennines the stability of a single 
pole amplifier model with a predominantly capacitive load when the amplifier de open loop 
\~ 
voltage gain A O is varied. The dominant pole of the amplifier is assumed to be at lHz. Two 
stability tests are done, the Routh test and root locus. .The Routh test detennines the existence 
of RHP poles and the root locus method shows how the poles move as the de open loop gain 
A O is varied. Gain and phase plots detennine the phase margin. 
5.3.1.1 ROUTH STABIUTY TEST The Routh test examines the denominator polynomial of 
the amplifier transfer function and detennines if there are any poles in the Right Half of the s 
Plane (RHP). The amplifier is stable if there are no poles in the RHP. 
Instability occurs when the phase angle of A(s)~p(s) is ±180 ° in the denominator 
polynomial p(s) in EQ. 5.17 and the magnitude of p (s) is zero or 
p(s) = 0 = 1 + A(s)~p(s) (5.24) 
With the single pole model for the amplifier in EQ. 5.22, the denominator polynomial p(s) 
becomes· 
,.. 
Ao~Fo(l + StL) 
p(s) = 1 + -----(1 + Sto)(l + Stp) 
After fraction clearing, p (s) is: 
This is the fonn of p (s) used in the Routh test. The Routh array is 
tpto 
tp + to + Ao~Fo "CL 
Ao~Fo + 1 
(5.25) 
(5.26) 
(5.27) 
By examination of EQ 5.27, it is obvious that the amplifier is unconditionally stable since there · 
are no changes is sign in the first column nor are there any zeros. Factoring p(s) with the 
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quadratic equation gives the same result. 
· 1 
5.3.1.2 ROOT WCUS The Routh stability test only gives infonnation about the existence of 
RHP poles. Root locus analysis shows the sensitivity of the characteristic equation of the 
transfer function with respect to A 0 • The characteristic equation p(s) in EQ 5.17 is shown 
below in its general fonn 
O)oOlF 
p(s) = 1 + Ao~Fo G(s) 
ffiL 
where G(s) contains all of the frequency dependent quantities and is 
(s + COL) 
G(s)=-----(s + COo)(s + ffiF) 
(5.28) 
(5.29) 
. Examination of G(s) in EQ 5.29 shows a zero at roL and two poles at mo and roF. Using root 
locus methods, the root locus for the amplifier is sketched in Figure 5.5 using G(s) where 
1 ©o = - = 21t/0 = 2ro<1Hz = 6.28radlsec 
'to 
(5.30) 
1 1 1 . 
Olp= 'tp = (Rs+ ro)Ci = (100.Q + 1300\x4.5µF = 966rad/sec (5.31) 
1 1 1 
roi = 'ti = RsCi = lOO.Qx4.5µF = 2.2Kradlsec (5.32) 
In all cases of values for to, tp, tL, and Ao, the amplifier is unconditionally stable. Thus, 
according to the root locus analysis as was the case with the ~outh test, any ,value of amplifier 
gain A O can be used and the amplifier is stable. 
5.3.1.3 GAIN-PHASE PWTS AND RESULTS Gain and phase plots of the amplifier with the 
. feedback network ~F(jm) show graphically the phase margin attained with the configuration. 
Insight is also gained as to the effect of pole-zero cancellation as discussed previously when 
the loop resistance is increased. 
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Figure S.S. ROOT LOCUS FOR SINGLE POLE AMPLIFIER 
Figure 5.6a shows the open loop gain AUco) of the amplifier and the inverse of the 
1 
feedback function ~FUro) . The unity gain frequency of the loop gain A(jro)~FUro) is the 
frequency at which the two functions coincide. Figure 5.6b illustrates the individual phase 
contributions of each of the break frequencies mo, roF, and roL. The total phase angle of the 
loop gain AUro)~FUro) is shown in Figure 5.6c. In Figure 5.6, CL is varied to give the worst 
case phase margin. Because rop and roL are separated by a maximum of 1.15 octaves when the 
loop resistance is zero, the maximum phase contribution from ~FUro) is -23 °. Therefore, the 
worst case phase margin of 67 ° occurs when the unity gain frequency is midway between roF 
and roL as illustrated in Figure 5.6. 
5.3.2 DOUBLE POLE AMPUFIER MODEL The two pole amplifier model more closely 
approximates the FSR amplifier circuit by allowing for the frequency roll-off of two gain 
stages. Toe output buffer stages are assumed to have a cut-off frequency that is much higher 
than the expected amplifier open loop unity gain frequency and thus negligible in this analysis. 
The two pole amplifier model has the transfer function as shown in EQ 5.23. Again the de 
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Figure 5.6. GAIN-PHASE PLOTS FOR SINGLE POLE AMPLIFIER 
open loop voltage gain A O is the variable of interest and its upper limit is detennined with 
reference to amplifier stability. The same loading cases are evaluated as where used in the 
single pole model. 
The Routh test and root locus are done to detennine largest value of open-loop gain A 0 
while maintaining stability. Gain-phase plots determine the maximum voltage gain for a 45 ° 
phase margin. 
5.3.2.1 ROUTH STABIUTY TEST The characteristic equationp(s) in EQ. 5.17 is evaluated in 
the Routh test to detennine when it is zero or 
p(s) = 0 = 1 + A(s)PF(s) (5.33) 
Using the two pole amplifier model in EQ. 5.23, the denominator polynomial p(s) becomes 
I • 
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Ao~Fo(l + StL) 
p(s) = 1 + (1 + sto)(l + st1)0 + stF) (5.34) 
After fraction clearing, p(s) is 
p(s) = s 3tot1tF + s 2(tot1 + t1tF + tFto) + s(to + t1 + tp + Ao~Fo tL) + Ao~Fo + 1 (5.35) 
The Routh array for this p(s) is 
s3 
s2 
sl 
t 0 t 1 + t 1 tF + tFto 
(tot1 + t1 tF + tF·Co)(to + t1 + tp + Ao~Fo tL) 
- tot1 tF(Ao~Fo + 1) 
s0 Ao~Fo + 1 
to+ t1 + tp + Ao~p0tL 
Ao~Fo + 1 
Examination of the s 1 row shows a sensitivity to A O such that the amplifier is stable if the s 1 
row is greater than zero, or after rearranging tenns, 
tot1 tp - (tot1 + t1 tp + tFto)(to + t1 + tp) Ao > (5.36) 
~Fo [tL(tot1 + t1 'tp + 'tpto) - tot1 tp] 
If the denominator in EQ 5.36 is negative, the gain Ao must be less than the quantity on the 
right side. 
Insight of stability sensitivity with respect to Ao is gained by graphing Ao in EQ 5.36 
versus tL as shown in Figure 5.7. In Figure 5.7, CL is varied while Rs = 100n, r0 = 130n, 
and ~Fo = 7.87xto-3• The dominant pole f O is at lHz and the high frequency pole ! 1 is at 
1MHz. The asymptote in Figure 5.7 marks ticril where ti = 9x10-8sec representing the point 
at which the denominator of EQ 5.36 changes from negative to positive as tL is increased. To 
the left of tLcril, the open-loop gain AO must be less than the curve, and the right of tLcn, Ao 
must be greater than the curve. Since A O is always positive, the maximum value for A O for all 
t.i is at tL ::: 3x10-8sec and is about lxl09 or 180d8 of de open loop voltage gain. 
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5.3.2.2 ROOT WCUS The root locus for the two pole amplifier model indicates that the 
stability of the amplifier depends upon the placement of the JX)le and zero (tF and tL, 
respectively) of ~F(jco). When ti is less than or equal to ticril as indicated in Figure 5.7, the 
. 
amplifier can be unstable if the de open loop voltage gain Ao is greater than 180dB~ 
The general fonn of the characteristic equation p(s) for the two pole amplifier is 
ffioCOt COF 
p(s) = 1 + A0 G(s) 
I 'ti 
where G(s) contains the frequency dependent quantities and is 
(s + COL) 
G(s) = -------(s + roo)(s + m1 )(s + c.oF) 
(5.37) 
(5.38) 
The root locus is detennined from G(s). Two root locus plots are shown in Figure 5.8, one for 
maximum 'tL and tp, and one for 'tL = 3xto-8sec where Ao is a minimum in Figure 5.6 to 
~. 
illustrate the effect of moving the pole and zero of pp(jco). 
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Figure 5.8. ROOT LOCUS FOR TWO POLE AMPLIFIER MODEL 
G (s) has a zero of order 2 at oo, therefore, 2 loci approach oo at angles of 
lo . ± 180 ° ±90 0 Cl= = 2 
When extended to the a axis, the asymptotes meet at the centroid which is 
. - @o - Olt - (i)F + (i)L 
centroid= 2 
(5.39) 
(5.40) 
The amplifier is unconditionally stable for all values of Ao as long as the centroid is negative. 
That is, the loci never cross the jro axis into the Right Half Plane (RHP). In Figure 5.8a, 
ro1 = 21t/1 = 21CX1MHz = 6.28Mradlsec (5.41) 
and mo, mp and CiJL are as in EQs 5.30, 5.31 and 5.32, respectively. Therefore, the centroid is 
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-3.14Mradl sec in Figure 5.8a. The amplifier is on the verge of instability when the centroid 
approaches zero. Using tF in tenns of tL as in EQ 5.21c, the centroid is equal to zero when 
tL is equal to tLm1 as determined in the Routh test and is 
ro 
tL = 
cm (Rs + r o)(COo + @1) 
= ioon = 9.0X10-8sec 
(100'2 + 130Q)(6.28rad/sec + 6.28Mradlsec) (5.42) 
CL is 900pF at tLcril with Rs = 100'1. The root locus for this case is shown in Figure 5.8b 
where roL and roF are out beyond ro1. The loci of mo and ro1 come together and leave the a 
axis approaching the centroid asymptotically at zero. 
5.3.2.3 GAIN-PHASE PWTS AND RESULTS Gain-phase plots are illustrated in Figure 5.9 to 
detennine the maximum de open loop voltage gain AO with at least a 45 ° phase margin. 
The unity gain frequency is detennined by the frequency where ~p(s) is contributing the 
maximum phase angle (23 ) and ro1 is contributing 
@1 = 180 ° - margin - mo - ~.t<s) = 180 ° - 45 ° - 90 ° - 23 ° = 22 ° (5.43) 
Assuming straight line approximation to phase angles, the unity gain frequency is 324KHz. 
The maximum de open loop voltage gain is 158dB with the dominant pole at 1Hz. 
In summation, the two pole amplifier model with a high frequency pole at 1MHz is 
unconditionally stable with a minimum 45 ° phase margin and de open loop voltage gain less 
than 158d8 (2.5xI06) with the dominant pole at lHz. 
5.4 FSR AMPUFIER CIRCUIT DESIGN 
The FSR amplifier circuit is configured much the same as a general purpose low voltage 
operational amplifier with a differential input stage, gain stage with compensation, and a unity 
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gain output stage as shown in Figure 5.10. The amplifier is designed to comply with all of the 
requirements in Table 5.3. 
The open loop voltage gain at lOOHz is allowed to vary from 62d.B to 118dB. The 
design objective for the open loop voltage gain is 20dB above the minimum gain or 80dB at 
lOOHz to allow for process variations. The open loop unity gain frequency is 1MHz for the 
desired gain. The amplifier is designed such that all high frequency poles and zeros in the 
signal path are at least one decade above the open loop unity gain frequency. The output 
impedance is also designed to be constant with respect to frequency to 10MHz. 
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Figure 5.10. GENERAL CIRCUIT CONFIGURATION OF FSR AMPLIFIER 
The circuit is an all MOSFET design with a single JFET in the bias circuit. Because of 
the power dissipation in the output stage, external pass MOSFETs are used in a unique cascode 
arrangement allowing the BCDMOS circuit to properly bias the external MOSFETs 
independent of threshold voltage differences. 
Four types of BCDMOS MOSFETs are used in the FSR amplifier; a high voltage n-
channel DMOS transistor, a high voltage PMOS transistor, and 15 volt CMOS n- and p-
channel transistors. The BCDMOS MOSFETs are scaled in size to meet specific requirements 
of operation. The n-channel DMOS, unlike the other BCDMOS MOSFETs, is a vertical 
device with its gate arranged as a ring with the gate length (L) being the thickness of the ring 
and the gate width (W) the circumference of the ring. For this reason, the DMOS is scaled in 
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unit numbers of unit cells versus micron increments in gate width (W) and length (L) as with 
the other MOSFETs. 
Unlike bipolar transistors, the transconductance (gm) of MOSFETs is proportional to the 
square root of the device transconductance paramete,J.121 (k = k' ~ ) times the drain current. 
(' w 
Therefore, to double the gm of a MOSFET, either L or the drain current must be quadrupled. 
Also, for a given size and current, the gm of a MOSFET is much less than that of a bipolar 
transistor. The total supply voltage of the FSR amplifier is 400 volts, so each microampere of 
bias current results in 400µW of idle power dissipation. Trade offs are made between 
MOSFET size (~)and bias current to achieve the desired gm, 
Two complimentary high voltage power supplies referenced to the -48 volt battery supply 
power the FSR amplifier. Each power supply provides a voltage between 177 and 200 volts. 
The positive supply is VDD and the negative supply is Vss-
The FSR amplifier uses a unique power supply independent bias scheme using the 
pinch-off voltage of a JFET with a V GS pinch resistor to detennine the bias current. 
Transistor parameters used in the design of the amplifier have been measured using 
ADVICE library models. These models have been scrutinized and used by HVIC designers 
and a 90% confidence level exists with the models. 
In the sections that follow, the FSR amplifier circuit description is discussed along with 
the small signal analysis of each stage of the circuit. 
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5.4.1 CIRCUIT DESCRIPTION The amplifier circuit schematic is shown in Figure 5.11. 
Since the n-channel DMOS transistor has a much higher transconductance gm per unit area than 
the high voltage PMOS, the entire amplifier is designed around the use of a DMOS in the gain 
stage (M 17 ) and output buffer stage (M 18). 
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Figure 5.11. FSR AMPLIFIER CIRCUIT 
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The bias current is detennined by R 2 and the pinch-off voltage of JF"ET J 1 . DMOS M 1 
is used as a common gate amplifier to translate the bias current from one voltage rail to the 
other. M 1 is necessary since J 1 has a breakdown of about 60 volts from gafe to drain. The 
gate of M 1 is biased by 13 volt zener diode D 1 and poly resistor R 1• 
Simple PMOS transistor current mirrors provide bias current for the differential input 
stage (M 5) and the gain stage (M 16) by assuming the same gate to source voltage as diode 
connected M 4 . 
J 
A casccxle current sink is set up by M 2 and M 3 for the input stage (M 12 and M 13 ) and 
the output buffer (M 21 and M 22). Cascode current sinks are used for several reasons. For the 
current levels of the FSR amplifier, the size of a unit cell DMOS is large, therefore considering 
size and drain to gate capacitance, it is advantageous to scale a much smaller MOSFET such as 
the n-channel CMOS component rather than the DMOS. By using a unit cell DMOS for the 
high voltage current sink, the nonlinear gate to drain capacitance is minimized and capacitive 
coupling into the bias circuit is negligible. R 3 is inserted between M 2 and M 3 to compensate 
for the difference in gate to source voltages in M 2 and M 21 since the two DM0Ss have much 
different drain currents. 
The differential input stage uses p-channel CMOS transistors M 6 and M 1 for the input. 
These MOSFETs would be laid out on the IC in a common centroid fashion to minimize the 
input voltage offset. High voltage PM0Ss M 10 and M 11 are common gate amplifiers used to 
translate the signal currents of M 6 and M 1 to the Vss rail for active loads consisting of n-
channel CMOS M 14 and M 15 . The gate to source voltages of M 6 and M 1 are protected by 
13V zener diodes D2 and D3. 13V zener diode D4 protects M 15 and M 11. 
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The gain stage consists of DMOS M 17 , compensation capacitor Cc, and active load 
~---~-----,.~---
HVPMOS M 16 . The dominant pole of the amplifier is determined by Cc, the output 
impedances of M 16 , M 17 , and M 15 , and the transconductance of M 17 . Since the output 
impedances of the high voltage transistors are very high (about 1x1010n or greater) the 
dominant pole of the amplifier is on the order of 1x10-3 Hz. 
The output buffer is used to lower the effective output impedance of the gain stage as 
~en by the input of the output stage to increase the bandwidth of the amplifier's output 
impedance. The buffer also raises the effective input impedance of the output stage as seen by 
the output of the gain stage. The output buffer is source follower DMOS M 18 • 13V zener 
diode D 5 protects the gate of M 18 • 
The output stage is a unique cascade class B output stage using external transistors M 23 
and M 26 to absorb most of the power dissipated as load current supplied. The bias of the 
output stage is independent of the threshold voltages of the external transistors thereby 
allowing any external MOSFETs capable of handling the voltage and power to be used. 
Transistors M 19 , M 24 , M 21 , and M 20 , M 25 , M 28 comprise complementary Wilson current 
sources. 13V zener diodes D 6 and D1 , D 8 , D9 , D 10 and D 11 , protect the gates of M23, M21, 
M 28 , and M 26 , respectively. Zener diode protection on M 23 and M 26 is back to back since the 
\ 
voltage on their gates is bidirectional during operation. The parasitic drain to body diodes of 
M 24 and M 25 with diodes D 8 and D 9 protect the gates of M 19 , M 20, M 24, and M 25. 
Resistance Rs is a 1000 resistor with a built in thennal protector external to the 
amplifier to limit short circuit output current and to provide overload protection. 
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5.4.2 COMPONENT MODELS Parameter values for the BCDMOS MOSFETs were measured 
using existing ADVICE simulation models and subcircuits. Most of the ADVICE models have 
been used for some time and agreement between the models and actual bench tested devices is 
within 5-10% including capacitive parasitics. 
The models for the Supertex discrete MOSFETs · were generated from their data sheets. 
Although BCDMOS n-channel DMOS and HVPMOS transistor models use subcircuits to 
accurately model the actual components, the models used for the Supertex parts are simple 
ADVICE CSIM MOSFET models. The CSIM models for the Supertex DMOSs provide 
reasonable results since the devices always operate in the saturated region. This is a valid 
assumption since most of the nonlinear effects of DMOSs occur when the components enter 
the triode region and operation deviates from the simple CSIM models. The model and 
subcircuit listings for the ADVICE models used is in Appendix A. 
For hand analysis and design, the small signal model used for all MOSFETs is shown in 
Figure 5.12. 
C gd 
G D 
+ + Vin Cgs 
cdb Vout 
- v. -gm ro 1n 
s s 
Figure 5.12. SMALL SIGNAL MOSFET TRANSISTOR MODEL 
When appropriate, the model is simplified with one or more of the following assumptions: 
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1. The output impedance r0 is negligible. 
2. One or all of the capacitances C1s, Cgd, and,[db are negligible. 
\ 
3. c,1 and Cgd are combined to fonn a single gate to source capacitance, Ccs-
.Table 5.4 summarizes the measured characteristics of all MOSFETs used. The 
characteristics are for minimum size components. Minimum size for CMOS transistors is gate 
length (L) and width (W) equal to Sµm. For the high voltage PMOS, minimum gate length (L) 
is 9µm and gate width (W) is 58µm. The minimum size BCDMOS n-channel DMOS is one 
unit cell. 
TABLE 5.4. ADVICE CHARACI'ERISTICS OF MOSFETS 
COMPONENT Vr 
TRANSCOND. 
Cgs Cgd PARAM., k 
p-ch CMOS -1.0SV -6 A 5.8/F 2.2JF 8.IxlO 2 V 
n-ch CMOS 1.14V 13x10--6 A2 5.8/F 2.2/F V 
HVPMOS -1.08V 50x10--6 A2 0.5pF ~ V 
-
l.14xl0-3 A2 n-ch DMOS 2.8V 0.4pF 0.13pF V 
SUPERTEX P-DMOS -3.5V 50xlo-3 A2 60pF V 
SUPERTEX N-DMOS 3V sox10-3 A2 55pF V 
# measured at zero bias, represents drain to body diode capacitance. 
* sum of C8s and Cgd· 
% parameter too large to measure accurately. 
& data not available. 
5pF 
5pF 
' 
cdb# 
9.1/F 
48/F 
0.9pF 
0.12pF 
20pF 
lOpF 
CGs* 
8/F 
8/F 
0.5pF 
0.53pF 
.65pF 
55pF 
Like the BCDMOS MOSFETs, the necessary JFET parameters are detennined from the 
ADVICE model and are tabulated in Table 5.5. 
5.4.3 BIAS CIRCUIT AND DC ANALYSIS The bias for the FSR amplifier is detennined by 
JFEI' J 1 and V Gs pinch resistor R 2 • A bias current of 25 µa is desired through J 1 . This 
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TABLE S.S. JFET ADVICE PARAMETERS 
PINCH-OFF loss 
SOURCE 
VOLTAGE, Vp RESISTANCE, Rs 
1.904V -165µa 712.Q 
current is referred to as "lsiAS"· The gate to source voltage for 10 of 25µ.a is 
VGs = Vp 1 - "-25Jld = 1.904V 1 - . 165µa = 1.16V 
The effect of A on the drain current is less than 5% and is neglected. 
(5.44) 
The gate to source voltage is dropped across R 2 and the source resistance Rs internal to 
the JFET. To achieve the desired current of 25µa, R 2 is: 
R 2 = ~:s -Rs = ~;: - 712'2 = 45.8KQ (5.45) 
Since JFET J 1 has a breakdown voltage of about 60 volts, MOSFET M 1 is used to 
· translate the current set up by J 1 to the positive rail. Resistor R 1 and diode D 1 set the gate 
voltage for M 1. D 1 is a 13 volt zener diode, therefore, the current flowing in R 1 and D 1 is 
about 19.4µa. 
The bias currents for the differential stage, gain stage, output buffer stage, and output 
stage are detennined by the frequency response desired. Proper scaling of the current mirror 
transistors provides the necessary bias currents. 
The smallest bias current is 1 Oµa and is used to bias the differential input case ode 
transistors M 10 and M 11 . Scaling MOSFET M 13 to be 2.5 times as small as M 3 sets this 
current to 40% of I81AS. Since the smallest f used is 2, M 13 has a f of 2 and M3 a f of 
5. 
The bias current for each differential input transistor M 6 and M 1 is 25µa which is 
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necessary to provide the charging current for compensation capacitor Cc for slew rate 
considerations. These currents and the bias current for M 10 and M 11 set the current in PMOS 
Ms to 60µa. Ms is made 2.4 times the size of M 4. 
DMOS M 17 in the gain stage has 200µa bias current to provide charging currents for Cc 
and the input of the output buffer, and to lower the effective output impedance looking into the 
drain of M 17 by increasing its gm. Making M 16 8 times the size of M 4 sets the current in M 17 
to 200µa as desired. 
The bias current in the output buffer is set to 300µa by scaling M 22 to be 12 times the 
size of M 3 • The bias current of the output stage is also set to 300µa by making M 19 and M 24 
identical sizes along with M 20 and M 25 . The bias current in the output stage is higher than the 
output buffer because of Early voltage effects on the output transistors M 24 and M 25 . At these 
current levels, the Early voltage for 5µm gate lengths is about 4.5V. The output transistors 
M 24 and M 2s operate with a drain to source voltage that is one V Gs ( 1.3 V) more than M 19 and 
M 20 . The output stage current is 
Iou = 300µa(l +A.Vos)= 300µa 1 + 1.3v = 387µa 4.5V (5.46) 
The total bias current for the entire FSR amplifier is the sum of the currents in R 1 , J 1 , 
Ms,Mt6,M22, andM24 and is 
I,otal = IR1 + 111 + /Ms + IM16 + IM22 + IM'JA 
= 19.4µa + 25µa + 60µa + 200µa + 300µa + 387µa = 991.4µa (5.47) 
The worst case quiescent power dissipation occurs when the power supplies are ±200V and is 
PQ = (VDD - Vss) X I,otal = 400V X 991.4µa = 397mW (5.48) 
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5.4.4 AC DESIGN AND ANALYSIS The design of the ac response of the FSR amplifier 
required careful consideration of the amplifier open loop gain and dominant pole, high 
frequency poles, slew rate, loading of the gain stage by the output buffer, and the variation of 
the output impedance with respect to frequency. Objectives of the ac design of the amplifier 
were to push all high frequency poles out at least one decade beyond the unity gain frequency 
including the pole(s) of the output impedance, provide the lowest output impedance possible by 
trading off bias current and the size of the output transistors, and to provide adequate open 
loop gain and slew rate. 
A small signal ac equivalent model is developed for each stage. Most poles of the 
amplifier are identified and quantified to achieve the desired frequency response. The input and 
. 
gain stages are modeled with a hybrid-1t model and the output buffer and output stages are 
modeled as voltage controlled unity gain voltage sources with finite input and output 
impedances. A composite small signal model is then developed for the entire amplifier. 
5.4.5 INPUT STAGE The input and output impedances and the transconductance are 
investigated. The input impedance of the MOSFET diff pair M 6 and M 1 is twice the reactance 
of the gate to source capacitance of the transistors or 
2 Rua = '2Xc = ----
as6,1 2xfCas6,1 (5.49) 
The capacitance of M 6 and M 7 is about 0.12pF and is negligible at all frequencies of interest. 
The input stage output impedance R01 is the parallel combination of the output 
impedance of M 15 and cascoded transistor M 11 . The output impedance of M 11 is very high 
and is negligible with respect to that of M 15 , therefore, 
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The frequency response of the input stage's transconductance is by far the most complicated 
and dominating in the FSR amplifier. The poles and zeroes of the input stage are detennined 
to be sure that all poles and zeros are at least one decade above the unity gain frequency of 
''\\\, 
1MHz. 
The objective of the transconductance analysis is to determine the ac currents flowing in 
M 11 and M 15 when the drains of these transistors are held at ac ground. The difference of 
these two currents is the output current of the input stage. 
Analysis of the input stage begins by applying a differential small signal voltage to the 
gates of M 6 and M 1 and observing that the node that connects the gates of M 10 and M 11 to a 
first order, is ac ground as is the sources of M 6 and M 1 if M 6 and M 1 , M 10 and M 11 are 
matched, and the de voltages at the drains of M 10 and M 11 are equal and ac perturbations at 
the drains are equal and opposite or negligible. Therefore, the input circuit consisting of M 6 , 
M1 , M 10 , and M 11 is treated as a half circuit as in Figure 5.13a with the drain of M 11 
connected to ac ground. The equivalent small signal circuit in Figure 5.13b shows the 
capacitances that affect the input stage frequency response. 
Figure 5.13b is used to detennine the response of the drain current of M 11 for a 
differential input vid/2. Nodal analysis reveals that the voltage v 15(s), which also happens to 
be the small signal gate to source voltage of M 11 , is 
Km1 (1 - St1) 
V15(S) = Vid/2------
Km11 (1 + St2) 
where 
(5.51) 
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-Vgs 11 
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M11 
C gs11 
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Figure 5.13. INPUT HALF CIRCUIT 
__ , 
,. 
C gd7 
~ 
C 
db11 
.. 
(5.52) 
(5.53) 
The zero of v 15 (s) is in the right half of the s-plane and the phase of v 15 (s) approaches 
-180 ° as frequency increases. 
Using the result for v 15 (s) in EQ 5.51, the small signal drain current of M 11 including 
. 
the effect of Cdbii is 
. (1 - Stt )(1 + St3) 
ldu (s) = gm1 vid/2 (1 + S't2) (5.54) 
where 
(5.55) 
and t 1 and t 2 are as in EQ 5.52 and EQ 5.53, respectively. ll 
The result for v 15 (s) is used to detennine the small signal drain current in M15. The 
voltage at v 16 is equal and opposite in polarity to v 15 • The drain current in M 1s is detennined 
by considering the circuit of M 10 , M 14 , and M 15 with the drain of M 15 at ac ground as 
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M10 
··' 
M14 
(a) 
C ds10 -
Cgd15 
gm14 
Vgs14 __ CQS15 
+ + 
V gs 14 C db1 4 C gs14 V gs 15 
(b) 
Figure 5.14. ORCUIT TO DETERMINE idis 
illustrated in Figure 5.14a. In Figure 5.14b, v 16(s) is treated as a voltage source that is the 
gate to source voltage of M 10 and the voltage v 11 is 
V16(s)gm 10 (1 + St3) -vid/2gm1 (1 - St1)(l + St3) 
V11(S) = ------- = ---------
where 
cdb10 
gm10 
gm14 (1 + St4) (1 + St2)(l + St4) 
Cdb10 + Cgs14 + Cdb14 + Cgs1s + Cgd15 
gm14 
and t 1 and t 2 are as in EQ 5.52 and 5.53, respectively. 
(5.56) 
(5.57) 
(5.58) 
The drain current id 15 (s) includes the contribution of the gate to drain capacitance Cgdis 
and is 
vid/2gm1<I - St1)(l + St3)(l - Sts) 
id1s<s) = ------------(1 + St2)(l + St4) 
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C./ 
where 
Cgd1, (5.60) 
and t 1, t 2, t 3, and t 4 are as before. Because ts is in the right half of the s-plane, the phase of 
id 15 shifts by -270 ° as frequency increases. 
The output current of the input stage is the difference of the small signal drain currents 
of M 11 and M 15 . Using the relationships of EQ 5.54 and EQ 5.59, the input stage 
transconductance Gm1 (s) is 
where 
t4 - ts 
t6=---= 
2 
Cdb10 + Cgs14 + Cdb14 + c,s1s 
gm14 
, t3, t 4, and ts are as previously detennined. 
(5.61) 
(5.62) 
The break frequencies of the input stage transconductance Gm 1 (s) are identified and 
quantified to be sure that all frequencies are at least one decade above the 1MHz unity gain 
frequency. Since the three drain to body capacitances examined, Cdb1 , Cdbio' and Cdb 11 are 
junction capacitances and are voltage dependent, their values are calculated with the expected 
bias voltages. Assuming that the built-in junction voltage 'I' 0 is 0. 7 volts, and that the voltage 
on Cdb, is about one volt, and the voltage on Cdbio and Cdb 11 is about 200 volts, the 
capacitances are 
. .. 
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w 
cdb, = 
cdboL 9.1/F X 15 
=95/F (5.63) --
1- V IV l- 0.1V 
'Po 
Cdb 0 xSCAT.E 0.9pF x 1 C - C - - ------------ = 53m db10 - db11 - . - 'Ji· 
l- V l- 200V 
'Po 0.1V 
(5.64) 
Where the values for zero bias capacitances are from Table 5.4. 
The break frequencies for the input stage transconductance Gm 1 are tabulated in Table 
5.6. 
TABLE 5.6. BREAK FREQUENCIES FOR INPUT ST AGE 
TIME CONSTANT BREAK 
DESIGNATION EQUATION FREQUENCY, f 
L'gd1 
373MHz 't1 
gm, 
Cgd1 + Cdb1 + Cgs11 + Cdb11 
11.7MHz 't2 
Km11 
cdb11 
241MHz 't3 
gm11 
Cdb10 + Cgs14 + Cgs1s + Cgd1s 
44.5MHz 't4 
gm14 
Cgd1s 
1300MHz 't5 
gm1s 
Cdb10 + Cgs1• + Cgs1s 
64MHz ~ 
Km1s 
A recap of the analysis of the frequency behavior of the differential input circuit shows 
that the poles and zeroes are dependent upon f4e transconductance (gm) of the MOSFETs and 
,/:Y 
the associated capacitances. In general, increasing the Km improves the frequency response. 
There are two ways to increase the Km of a MOSFEI', one by making the gate width ~larger 
'-. 
-.... 
and two by increasing the bias current Making the device larger to some extent may decrease 
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the frequency response because some capacitances scale linearly with increasing gate width (W) 
while gm increases with the square root of W. Therefore, increasing the frequency response 
may come down to simply increasing the bias currents. 
5.4.5.1 INPUT OFFSET VOLTAGE The input offset voltage of the input stage is dependent 
upon the matching of the all of the paired transistors in the stage, M 6 and M 7 , M 10 and M 11 , 
and M 14 and M 15 . Another source of input offset voltage is the biasing of M 17 by M 11 and 
M 15 . Because of the output impedance of M 15 and the difference in drain to source voltages 
of M 14 and M 1s, the input currents ie slightly different. Using the data in Table 5.4, the gate 
to source voltage of M 17 is 3.06V. When biased with 25µa, M 14 has a gate to source and 
drain to source voltage of 2.4 7V. The drain to source voltage of M 15 is .59V greater than that 
of M 14 . In the circuit, the sum of the drain currents of M 14 and M 15 is 50µa. Using this 
relationship and solving for the common gate to source voltage yields 
VGS1s = __ x______ µa __ + v - A I ZxSOµa + 1.14 = 2.52V W 715 - \J 13x10-6x2(2 + 0.59/80) kL(2 + AVvs 15 ) 
(5.65) 
The drain current in M 14 is 24.91µa and the drain current in M 15 is 25.09µa. These currents 
also flow in M 6 and M 7 , respectively. The offset voltage of the amplifier is 
(5.66) 
5.4.5.2 SLEW RATE The slew rate SR is detennined by the lesser of the two currents that 
charge and discharge the compensation capacitor Cc. This is the total current possible in M 1. 
Since the peak current available in M 1 is 50µa, and the current in M 16 is 200µa, the calculated 
slew rate is 
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SR= UY = ,_ = = 2.SVlµs 
dt Cc · 20pF (5.67) 
5.4.6 GAIN STAGE The gain stage is responsible for contributing the dominant pole to the 
·--... 
amplifier. The gain stage consists of the input n-channel DMOS M 17 , current source load 
HVPMOS M 16 , and compensation capacitor Cc. Several aspects of the gain stage are 
discussed including voltage gain, small signal model with transconductance G mz and the input 
and output impedances, Ri2 and Ro2 • 
For all equations for the gain stage, it is assumed that the compensation capacitor Cc is 
much larger than the MOSFET gate to source capacitance. MOSFET M 17 is scaled such that 
its gate to source capacitance C8s is about one tenth the capacitance of Cc. 
The transconductance Gm2 of the gain stage, and the input Ri2 and output R02 
impedances are determined using the small signal circuit in Figure 5.15 . 
• 
'o 
• 
+ 
Figure 5.15. SMALL SIGNAL CIRCUIT FOR GAIN ST AGE 
The compensation capacitor Cc provides a feedback loop that modifies Gm 2 , R;2 , and Ro2 • 
For this analysis, it is assumed that the output buffer stage loading on the output of the 
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gain stage is negligible. Also, since the output impedance frequency characteristics of the gain 
stage are effected by the impedance of the input stage, the output impedance of the differential 
input stage is included for the term involving the output impedance of the gain stage R02 • The 
circuit is shown in Figure 5.15 where the output impedance of MOSFET M 15 is shown as R01 • 
Resistance r0 represents the parallel combination of the output impedances of M 16 and M 17 , 
and Cdb is the drain to body capacitances of M 16 and M 17 • 
\ 
Nodal analysis shows that the input impedance Ri2 , transconductance Gm2 , and output 
impedance R02 for the gain stage is 
(1 + St9) 
R· (s) = R 12 
· 
01 (1 + St(})(l + St10) 
(1 - St7 )(1 + Sto)(l + t10) 
Gm2 (s) = Km11 (1 + S't9)(1 + 'ts) 
(1 + Stg) 
R (s)=r ------
02 ° (1 + Sto)(l + St10) 
where 
to= rogm 11 Ro2 Cc = 'oKm 11 ts 
Cc 
ts= R02 Cc 
t9 = Ccro 
cdb 
t10 = --
g,,.17 
Where applicable, it has been assumed that Cc> CGS17• Km11 > _!_, and Cc ::> cdb. 
ro 
(5.68) 
(5.69) 
(5.70) 
(5. 71) 
(5.72) 
(5.73) 
(5.74) 
(5.75) 
to is the time constant of the dominant pole in the FSR amplifier's frequency dependent 
voltage gain. The dominant pole frequency and the other break frequencies associated with the 
gain stage are quantified with R01 = 3.2Mn, Cc = 20pF, gm 11 = 1.Smalv, r0 = lxl0100, and 
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•' 
Cdb = lpF and are given in Table 5.7. 
TABLE 5.7. BREAK FREQUENCIES FOR GAIN STAGE 
TIME CONST ANT BREAK 
DESIGNATION EQUATION FREQUENCY, f 
to roCcKm1,Ro1 1.7x10-4Hz 
Cc 
11.9MHz t7 
Km11 
ts Roi Cc 2.5KHz 
t9 roCc 8x10-1 Hz 
cdb 
239MHz t10 
Km11 
The characteristics of the gain stage output impedance R02 (s) are of major importance to 
the frequency response of the FSR amplifier's output impedance. By examining EQ 5.70, the 
output impedance R02 is constant from f 8 (2.SKHz) to / 10 (239MHz). The impedance is 1 
gm11 
or 662n. This impedance is used as the output impedance of the gain stage for all frequencies 
when calculating the FSR amplifier output impedance. The bias current and size of M 17 where 
set specifically for f 1 . 
5.4.7 OUTPUT BUFFER n-channel DMOS source follower M 18 is used as an output buffer 
to raise the input impedance of the output stage as seen by the gain stage (M 11) and to lower 
the output impedance of the driving gain stage M 17 as seen by the input of the output stage. 
The latter helps to keep the amplifier's output impedance constant with respect to frequency 
out to one decade above the unity gain frequency. The output buffer is modeled as a voltage 
controlled unity gain voltage source with finite input and output impedances. The input and 
output impedances are detennined. 
The input impedance of the output buffer·R;3 is determined using the circuit in Figure 
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gm 1aVgs 1 
Ai 3 C gs 18 
gm24Vgs 24 
=> o----:-i t-_ __,.,____+~ ..... _-~------.1,R L 
Vgs1a Vgs24 
Figure 5.16. CIRCUIT TO DETERMINE BUFFER INPUT IMPEDANCE 
5.16. The output stage is modeled as a simple source follower with an equivalent gate to 
source capacitance Co = 18pF, transconductance equal to gm24 , and a resistive load impedance 
Assuming the load impedance RL of the FSR amplifier is a 100n resistor that represents 
the series resistance Rs of the amplifier, the input impedance of the buffer stage becomes 
where 
t11 = 
't12 = 
CGS1s(l + gm24RL) + Co(l + gm1sRL) 
gm1s (1 + 8m'1A RL) 
RLCGS1sCo 
CGS1s(l + gm24RL) + Co(l + gm1sRL) 
(5.76) 
(5.77) 
(5.78) 
where gm 24 is the transconductance of M 24 and is 2.48ma/v, Co is the equivalent gate to 
source capacitance of the output MOSFETs and is 78pF, and RL = Rs = 100n is the external 
series resistance of the FSR amplifier circuit. Using parameter values of gm 18 = 5.36malv, and 
CGs 18 = 21pF, the break frequencies are tabulated in Table 5.8. The poles and zeros of the 
input impedance are not critical with respect to the FSR amplifier's frequency response as long 
as the buffer stage input impedance R;3 does not load down the gain stage. Evaluation of the 
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TABLE 5.8. OUTPUT BUFFER INPUT IMPEDANCE BREAK FREQUENCIES 
TIME CONST ANT BREAK 
DESIGNATION EQUATION FREQUENCY, f 
(.;GS1a(l + gm1,4KL) + (,'o(l + gm 18 KL) ,'.i,C 7.3MHz t11 
gm1a (1 + gm1,4RL) 
RLCcs 18 Co 141MHz t12 Cas18 (1 + gm,,.RL) + Co(l + gm 18RL) 
input impedance in EQ 5.76 shows that the input impedance is lOOKn at 1MHz and 1.5Kn at 
10MHz. At 10MHz, the output is beginning to load down the gain stage but at unity gain 
frequency, the loading is negligible. 
The output impedance of the buffer stage is detennined using Figure 5.17 where 
+ 
V gs 1 8 --- C ~~ 1 8 
Figure 5.17. CIRCUIT TO CALCULAIB BUFFER OUTPUT IMPEDANCE 
R02 is the output impedance of the gain stage. Neglecting the gate to drain and drain to body 
capacitances, RP 3 (s) is 
where 
t13 = Ro2CGS11 
Cgs11 
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(5.79) 
(5.80) 
(5.81) 
By properly choosing the pole and zero of EQ 5.79 to be above the unity gain frequency by 
one decade, R03 is constant at 
1 
= 1870 out beyond the unity gain frequency. Assuming 
gm1s 
R02 is constant at 6620, the break frequencies are given in Table 5.9. 
TABLE 5.9. OUTPUT BUFFER OUTPUT IMPEDANCE BREAK FREQUENCIES 
TIME CONST ANT BREAK 
DESIGNATION EQUATION FREQUENCY, f 
t13 Ro2CGS1s 11.4MHz 
Cgs1s 
40.6MHz t14 
gm1s 
The pole in R03 (s) is encountered at 11.4MHz and the output impedance of the buffer stage is 
constant beyond the unity gain frequency as desired. 
5.4.8 OUTPUT STAGE The output stage is modeled as a voltage controlled unity gain 
voltage source with an input impedance Ri4 and output impedance R0 which is the output 
impedance of the FSR amplifier itself. 
In the small signal calculations for the output stage, it is assumed that transistors M 23 
and M 24 are sourcing load current into impedance ZL. Another simplifying assumption made 
is that MOSFETs M 19 , M 20 , M 27 , and M 28 have only de current flowing at all times and 
appear to be voltage sources with negligible small signal impedances. The small signal circuit 
used to calculate the input and output impedances is shown in Figure 5.18 where the gates of 
M 23 and M 24 are tied together. The input impedance of the output stage Ri4 is found by using 
nodal analysis and is 
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+ -
Vgs23 
Cgs24 
+ -
VQS24 
gm23Vgs23 
Ro 
Figure 5.18. SMALL SIGNAL CIRCUIT TO DETERMINE OUTPUT ST AGE 
IMPEDANCES 
gmn (1 + 8m1AZL) (1 + St15)(l + S't16) R; = ----------------
4 (gm 13 CGs24 + 8m 24 CGs 13 ) s(l + St11) 
where 
ZLCGS24 
t15=-----(l + gm1AZL) 
CGS13 
CGs'}J CGs'JA 
't17 = --------
gm13 CGS24 + gm'JA CGS13 
(5.82) 
(5.83) 
(5.84) 
(5.85) 
For this analysis, gm 23 = 6.22,na,/v, gm'1A = 2.48,na,/v, CGs23 = 55pF, CGs'M = 12pF, and 
ZL = 100'2. The break frequencies are listed in Table 5.10. 
The output impedance R0 of the output stage must remain constant to at least 10MHz for 
amplifier stability considerations. The cascode arrangement of the output drivers complicates 
the output impedance by adding an additional zero and pole into the equation over the equation 
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TABLE 5.10. OUTPUT STAGE INPUT IMPEDANCE BREAK FREQUENCIES 
TIME CONST ANT BREAK 
DESIGNATION EQUATION FREQUENCY, f 
ZL<..;GSy, 
165MHz 't1s (1 + 8m1A ZL) 
. CGS23 
t16 18MHz 
8m 13 
CGs 23 CGs'JA 
51MHz t17 
Km23 CGs'JA + gm'JA CGS23 
for a simple source follower as in EQ 5.79. 
1 Assuming that the output impedance R03 of source follower0 M 18 is for all 
gm1a 
frequencies, the amplifier output impedance Ro is calculated using the circuit in Figure 5.18. 
The output impedance of the amplifier is 
1 (1 + St1g)(l + St19) Ro=---------
Km'JJ, (1 + St20)(l + St21) 
where 
8m'1A CGS23 
--CGS23 + CGS24 Ro3 + --
8m13 8m23 
CGsZ3 Casy,Ro3 
t19 = -------------
Ro3 (gmu CGS23 + Km23 CGsy,) + CGsZ3 
CGsZ3 
t20 = 
gm23 
CGs'JA 
t21 = 
gmu 
(5.86) 
(5.87) 
(5.88) 
(5.89) 
(5.90) 
The break frequencies associated with these time constants are given in Table 5 .11 where 
R03 = 1870, 8m 23 = 6.22 ma , Km"' = 2.48 ma , CGs23 = 55pF, and CGs'JA = 12pF which is.the mh roh , 
combined gate to source capacitance of M 24 and M 25 • 
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TABLE 5.11. AMPLIFIER OUTPUT IMPEDANCE Ro BREAK FREQUENCIES 
TIME CONST ANT BREAK 
DESIGNATION EQUATIQN FREQUENCY, f 
-
Km24 (,'0{23 
10.5MHz 't1s Cas13 + Cas'JA Ro 3 + \ .. 
.. Km23 ~ Km23 
Cas23CGs24R03 
122MHz 't19 Ro3 (gm 24 Cas 23 + gm 23 Cas,..) + Cas13 
Cas23 
18MHz 't20 
Km23 
Cas24 
33MHz 't21 " 
Km14 
A simplifying assumption that M 23 and M 24 are sourcing the load current leads to an 
error of two in the low frequency value of the output impedance Ro in EQ 5.86. With no de 
load current, the output impedance of M 24 (EQ 5.86) appears in parallel with the output 
impedance of M 25 that has the same output impedance of M 24 • If M 24 is sourcing de load 
current, then its transconductance is higher than the gm 24 used in EQ 5.86. 
This analysis assumes that the output impedance of M 18 is constant for all frequencies. 
This is true only up to 11.4MHz as predicted by EQ.79. Since this is above the unity gain 
frequency of 1MHz, minimal error is introduced in assuming a constant output impedance of 
I 
The design objective of the output impedance of the FSR amplifier R0 be constant to a 
decade above the unity gain frequency has been met. The value of the output impedance is 
1 
= 202'1. This is higher than the design objective of 130.Q but has negligible effects 
gm24 
with respect to amplifier stability. 
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5.4.9 SMAIi, SIGNAL MODEL FOR THE AMPUFIER · The small signal model of the 
amplifier using the individual small signal models developed for the differential input, gain, 
buff er and output stages is shown in Figure 5 .19 assuming a load impedance ZL (s). 
Ro 
+ 
-
R i -
4 
>--_ __.,_ _ .__ _ __. __ ...,.__-----4 ______ __.,. ___ .....,__-----4 _______ ----4,__ _ __.,._ _______ o 
Figure 5.19. SMALL SIGNAL MODEL FOR ENTIRE FSR AMPLIFIER 
The differential input and gain stages are modeled as hybrid circuits and the output buffer and 
output stage are modeled as voltage controlled unity gain voltage sources. All stages have 
input and output impedances. 
The complete voltage gain for the amplifier Av is 
Vo Gm1 Gm2Ri2Ri3Ri4Ro2ZL 
Av= =~~~-~~-~~~--
vi (R02 + Ri 3 )(R03 + R;4 )(Ro + ZL) 
(5.91) 
+ 
-
This equation is very complicated since 22 break frequencies have been identified. Several 
simplifications can be made by assuming that the load impedance ZL is much larger than R0 . · 
The input impedances of the buffer and output stages reflect the loading of the output by ZL. 
As ZL increases, the input impedances R;3 and R;4 also increases. Therefore, assuming that 
ZL > Ro, R; 3 :> R02 , and Ri4 > R03 , the voltage gain Av(s) simplifies to 
(5.92) 
Since all high frequency poles and zeroes are located at least a decade above the unity gain 
frequency, the gain characteristics below 1MHz is 
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gm, ro1sgm11 '011 
A,,(s < 21tX1MHz) = (1 + sto) (5.93) 
where /o = 2 
1 
= 
1 
= l.7x10--4Hz as calculated in Table 5.7. This is the 
1tto 21tr0Cc8m11 Ro 1 
dominant pole of the FSR amplifier. Between the dominant pole and the unity gain frequency, 
the gain of the FSR amplifier is 
1 A,,(21tXl.7xl0--4Hz < s < 21tX1MHz) = gm, C 
S C 
(5.94) 
The amplifier gain is detennined by the Km of the input transistors and the reactance ( 1 ) of 
sCc 
the compensation capacitor. 
The simplified FSR amplifier voltage gain Av(s) in EQ 5.92 using EQ 5.61, EQ 5.68, EQ 
5.69, and EQ 5.70 neglecting loading effects is shown in Figure 5.20. 
150 
100 ADVICE 
- . .. 
'a 
-
50 
-C 
0 
-so 
-100 ------------------...__...__.,__...__...___....__ 
1,, 1m 1 1k 1M 10 1T 
FREQUENCY (Hz) 
Figure 5.20. CALCULATED AND SIMULA TED AMPLIFIER OPEN LOOP GAIN 
The break frequencies for the input and gain stage tenns are found in Tables 5.6 and 5.7, 
respectively. Superimposed on this plot is the response of the ADVICE circuit simulation for 
the FSR amplifier open loop gain. 
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The open loop de voltage gain of the hand analysis response is about 10dB higher than 
ADVICE but has a lower dominant pole by about one decade. There are some discrepancies at 
frequencies above 10MHz but this is because of the differences in the ADVICE models and the 
simplified models used for the hand analysis. 
5.5 ADVICE ANALYSIS 
I{) 
The circuit simulation program ADVICE is used to verify hand calculations and designs. 
Sophisticated component models give insight to second and third order circuit characteristics 
that is not possible with the simple models used in hand analysis. The models for the AT&T 
BCDMOS components agreement within 5-10% with bench measured parts. 
Circuit analysis programs are only as accurate as the modeling used. Dielectrically 
isolated technologies such as AT&T's BCDMOS technology have an entire parasitic circuit 
underneath the designed integrated circuit consisting of the isolation capacitances and the 
substrate resistances that couple all of the designed components together. Modeling this 
parasitic circuit accurately is difficult since distributed capacitances and resistances must be 
lumped for the computer analysis and the actual values and equivalent circuits are not fully 
understood. Other effects not predicted in computer analysis such as device temperature 
changes, local heating during operation, unforeseen external transients and excitations, unusual 
device characteristics, and circuit layout problems. 
These shortcomings not withstanding, comput~r analysis programs such as ADVICE are 
excellent tools to prove in circuit designs and concepts with a relatively high degree of 
accuracy. With this in mind, the FSR amplifier is simulated to verify circuit parameters 
designed by hand such as de operating conditions, ac voltage gain, frequency response, slew 
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rate, and output impedance versus frequency. Once .the FSR amplifier is connected in a closed 
I 
loop circuit, the closed loop voltage gain, frequency response, circuit stability with different 
loads, load handling capability, maximum voltage swings, signal distortion, and small and large 
signal step input responses are investigated. 
The ADVICE simulations use the component models in Appendix A and the input file in 
Appendix B. The input file is the closed loop version of the FSR amplifier with ten ringer 
loads, and zero loop length. An off-hook telephone is simulated by resistor RL 1, inductor LL 1, 
and the switch hook modeled by DMOSs XD 1 and XD 2, and voltage source Vx 1. Setting Vx 1 
to a voltage greater than about 8 volts turns on the DMOSs closing the switch hook. 
The closed loop configuration of the FSR amplifier is shown in Figure 5.1. Voltage Voc 
is the battery feed voltage of nominal -48V, and voltage Vac is the ringing control voltage as 
derived from the CMOS circuitry designed in Chapter 4. The high voltage power supplies V DD 
and Vss are set to 200V and are referenced to the battery feed voltage that is set to -50V in the 
simulations. The load impedances are attached to the open end of resistor Rs in Figure 5.1. 
5.5.1 DC ANALYSIS The de analysis is perfonned on the open loop FSR amplifier to 
detennine bias currents, input offset voltage, and total supply currents. The currents in the legs 
of R 1, M 1, Ms, M 6, M1, M 12, M 16 , M 21 , and M 24 are tabulated in Table 5.12 and compared 
to the calculated currents. The supply voltages are ±200 volts. Differences between calculated 
and simulated bias currents are less than 5%. 
Resistor R 3 is used to raise the voltage at the gate of M 21 in the cascode current source 
so M 22 is in saturation and has a drain to source voltage equal to or greater than that of M 3. 
The drain to source voltage of M 22 is measured at 0.20 volts greater than that of M 3 allowing 
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TABLE 5.12. DC BIAS CURRENT COMPARISON 
CURRENT IN CALCULATED ADVICE 
R1 19.4µ.a 19.4µa 
M1 25µa 25.2µa 
' 
Ms 60µa 61.3µ.a 
M6 25µa 25.3~ 
M1 25µa 25.5µa 
M12 lOµa 10.5µa 
M16 200µa 204.2µa 
M21 300µa 305.6µa 
M24 387µa 384.0µa 
VDD, Vss 991.4µa 999.7µa 
room for component variations. 
The input offset voltage is caused by the Early voltages of the M 14 -M 15 active load 
devices as M 17 is biased. The calculated offset voltage is 2.37mv and the measured offset is 
2.40mv. 
A complete listing of node voltages and operating points for all components and voltage 
supplies is given in Appendix C. 
5.5.2 AC ANALYSIS The ac analysis in ADVICE is perfonned at the de bias condition of the 
FSR amplifier using small signal models. This type of analysis gives relatively little insight to 
large signal behavior but does give relative responses of voltages and currents with respect to 
frequency. Therefore, the ac analysis is used to detennine the stability of the FSR amplifier 
v,ith different load conditions, open and closed loop voltage gain and output impedance, and 
power supply and common mode rejection ratios. 
5.5.2.1 OPEN LOOP VOLTAGE GAIN The open loop voltage gain is shown in Figure 5.20 
with the calculated gain. The dominant pole occurs at 1x10-3 Hz and the unity gain frequency 
is 700KHz. The first pole(s) encountered above unity gain frequency appear to be at about 
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1T 
5MHz from the open loop output phase angle in Figure 5.21. At unity gain of 700KHz, there 
is about 5 ° of phase angle added by the first high frequency pole. 
5.5.2.2 OPEN LOOP OUTPUT IMPEDANCE The open loop output impedance is about 
210n with no load as shown in Figure 5.22. 
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Figure 5.22. OPEN LOOP OUTPUT Th1PEDANCE VERSUS FREQUENCY 
The calculated output impedance is 202'1. 
'. 
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The output impedance remains constant to just beyond unity gain as calculated. The first 
high frequency pole encountered is about 10MHz and is the pole related to the output 
impedance of M 18 and the capacitance of the output stage MOSFETs. 
5.5.2.3 POWER SUPPLY REIECTION The power supply rejection ratio PSRR is high 
because of the high voltage PMOSs and DMOSs used in the current sources. These high 
voltage components have a large Early voltage giving very little change in drain current for a 
corresponding change in drain to source voltage. The PSRR is about 5nVIV (161dB) at de and 
10µVIV (100d8) at 10Hz as shown in Figure 5.23. 
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Figure 5.23. POWER SUPPLY REJECTION RATIO 
" 
The circuit used to measure PSRR and CMRR is shown in Figure 5.24. The feedback 
provided from the ideal high gain (A=lx1017) amplifier A forces the output of the Amplifier 
Under Test (AUT) to zero providing a direct measurement of the input offset voltage (Vi0 ). 
The external resistors R 1 and R 2 are small to make poles associated with these resistors 
negligible. 
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Figure 5.24. PSRR AND CMRR TEST CIRCUIT 
5.5.2.4 COMMON MODE REIECTION As with the PSRR, the common mode rejection ratio 
CMRR is also high. Shown in Figure 5.25, the CMRR is constant at 164dB from de to about 
1KHz. 
-• ,, 
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Figure 5.25. COMMON MODE REJECTION RATIO 
This also reflects the large Early voltages of the high voltage MOSFET. The circuit used to 
measure CMRR is the same circuit for PSRR in Figure 5.24. 
l 
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5.5.2.5 CLOSED LOOP VOLTAGE GAIN The closed loop voltage gain shown in Figure 5.26 
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Figure 5.26. CLOSED LOOP VOLT AGE GAIN 
is about -126 as designed and rolls off at 3KHz. The excess loop gain at lOOHz is 38d8. The 
minimum acceptable loop gain at lOOHz was detennined to be 20dB. This difference allows 
the gain to decrease by 18dB because of process and device variations and still meet the 
requirement. 
The FSR amplifier is designed to have a 45 ° phase margin with a capacitive load 
including the lOOQ series resistance Rs. Figure 5.27 shows a 60 ° phase margin with a load 
capacitor of 0.2µF. Slight gain peaking occurs with a capacitive load of 4.5µF. 
5.5.2.6 CLOSED WOP OUTPUT IMPEDANCE The closed loop output impedance in Figure 
5.28 is about lQ at ringing frequencies (20-70Hz). This is determined by the open loop 
output impedance (210'1) divided by the excess loop gain (=50dB). A low closed loop output 
impedance is crucial because of the reactive loads and changing load conditions as phones go 
off-hook. 
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5.5.2.7 STAB/UTY WITH DIFFERENT WAD CONDITIONS Many different types of loads 
have been simulated to evaluate the stability of the FSR amplifier. Some of the loads used 
include ten ringers (two at each frequency) with long, medium, and short cable lengths. Cases 
where ringers are connected at different points in the loop were also simulated. Loads where 
time domain events occur such as phones going off-hook are investigated in Section 5.5.3.5. 
(, 
,, , .... ~~ 
l 
j 
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The telephone cable is modeled as a distributed transmission line that has 200n 
I 
) 
resistance per mile, lmH inductance per mile, and 0.083µF shunt capacitance per mile. The 
cable is lumped in quarter mile sections that are pieced together to fonn the proper length loop. 
Each section has 50'2 loop resistance. 
The worst case phase margin for telephone line loads occurs with 10 ringers and a 450'1 
loop (9 cable sections) where the phase margin in 75 °. Figure 5.29 shows the phase angle of 
Av(s)~p(s) where the unity gain frequency is about 3KHz. 
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Figure 5.29. PHASE MARGIN FOR 450n LOOP AND 10 RINGERS 
In all, none of the cable/ringer/off-hook cases could make the FSR amplifier unstable. 
' 
The worst cases occurred with medium length loops. The small signal ac stability analysis 
confirms that the FSR amplifier is stable under all loading conditions. 
5.5.3 LARGE SIGNAL ANALYSIS The large signal analysis confirms the real-time operation 
of the FSR amplifier with different load conditions. A case is studied where a telephone goes 
off-hook and presents a de resistance across the ringer. 
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General FSR amplifier characteristics are evaluated including voltage gain, slew rate, 
distortion characteristics of the sampled sinusoid output signal, small and large step input 
responses, output voltage swing versus frequency, and output saturation voltages. 
5.5.3.1 INPUT STEP RESPONSE AND SLEW RATE The FSR amplifier response to a step 
input signal is evaluated with a lOmV and 1 V step input. The risetime for both input steps is 
lµs, which is much faster than the response of the FSR amplifier since the FSR amplifier's 
response is dominated by the closed loop pole that is detennined from EQ 5 .17 by just 
considering the dominant pole (t0) of the open loop response. The dominant closed loop time 
constant tocL is 
to 1 
= 2rc/o [ 1 + Av0 ~Fo] 
-------
1
-----...- = 2.13xlo-5s 
= 27CX3xto-3 [ 1 + 3.16x108x7.9x10-3] 
,.___1 
J 
(5.95) 
where f o and Av0 are determined in Figure 5.20, and ~Fo in EQ 5.21a with Ri = 5KQ, 
Rt= 630KQ, and ro = 210'1. 
The FSR amplifier response to a 1 V input step is shown in Figure 5.30. The falltime of 
the FSR amplifier is dominated not by the closed loop time constant toa.., but the slew rate SR 
which is 2.5V I µs . 
. The slew rate SR is detennined by the linear part of the step input response in Figure 
5.30 which is 2.5V /µs. This is exactly the SR calculated in Section 5.4.5.2. 
1be response to a IOmV step input is not shown but has the same characteristic response 
and is not limited by the slew rate. Since all FSR amplifier poles are at least one decade above 
the unity gain frequency of 1MHz and the open loop output impedance is small compared with 
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Figure 5.30. AMPLIFIER RESPONSE TO 1 V STEP INPUT 
the load impedance (10 ringers in parallel with a son cable section), the FSR amplifier 
exhibits a first order response to a step input. 
5.5.3.2 RINGING WAVEFORMS AND DISTORTION The ringing voltage and current 
wavefonns for a ringing frequency of 40Hz are shown in Figure 5.31. The load impedance for 
this case is a 50'2 cable section with 10 ringers in parallel. The voltage wavefonn shows the 
-50V de offset needed to detect an off-hook telephone. As with the step input case in Figure 
5.30, the voltage wavefonn shows no overshoot at the signal discontinuities. 
The current waveform has spikes as high as 30ma when the voltage waveform switches. 
The maximum current is about 65ma which is lower than the calculated current of 94ma. The 
calculated current treated each ringer impedance as a resistance without regard to phase 
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Figure 5.31. 40Hz RINGING OUTPUT VOLTAGE AND CURRENT WAVEFORMS 
relationships. The current wavefonn shows about 18 ° of phase shift. 
The first 17 hamionic components of the ringing wavefonn in Figure 5.30a are listed in 
Table 5.13. The first 17 hannonics are given to illustrate the sampling effects by showing the 
15th and 17th hannonics even though they are well out of the signaling band. The second 
hannonic shows only a 0.15% excursion from the 1 % harmonic contribution allowed in the 
signaling band. All other harmonics below the 15th harmonic are well below the 1 % 
requirement. 
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TABLE 5.13. HARMONIC COMPONENTS OF RINGING WAVEFORM 
HARMONIC FREQUENCY, FOURIER NORMALIZED 
NUMBER Hz COMPONENT COMPONENT 
fo 40Hz 153.0660 1.000000 
2 80Hz 1.7603 0.011500 
3 120Hz 0.9056 0.005916 
4 160Hz 0.8980 0.005867 
5 200Hz 0.6337 0.004140 
6 240Hz 0.5870 0.003835 
7 280Hz 0.5384 0.003517 
8 320Hz 0.4338 0.002833 
9 360Hz 0.4294 0.002805 
10 400Hz 0.3545 0.002316 
11 440Hz 0.2729 0.001783 
12 480Hz 0.2951 0.001928 
13 520Hz 0.1904 0.001244 
14 560Hz 0.2503 0.001635 
15 600Hz 10.1431 0.062661 
16 640Hz 0.2210 0.001444 
17 680Hz 8.9492 0.058466 
The input signal that produced this output has an amplitude of 1.24V as specified in EQ 
4.63 with a simulated analog amplifier gain difference of 1 % as discussed in Section 4.1. 3. 
5.5.3.3 OUTPUT SATURATION VOLTAGE The output saturates to either power rail with a 
substantial voltage because of the MOSFET source follower output and the external MOSFET 
biasing scheme. The positive and negative saturation voltages are shown in Figure 5.32 versus 
the absolute value of the load current. 
The negative saturation voltage has a greater slope than the positive saturation voltage 
because the p-channel DMOS M 26 has an on resistance of 75!2 that is about two times the on 
resistance of the n-channel DMOS M 23 • The positive saturation voltage has a greater zero 
output current offset because of the additional gate to source voltage drop of M 1s. 
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Figure 5.32. POSITIVE AND NEGATIVE SATURATION VOLTAGES VERSUS LOAD 
CURRENT 
In either case, the saturation voltage for output currents less than lOOma is less than 20V 
as designed. The FSR amplifier passes the ringing signal without saturation even with 
minimum voltage power rails of ±177V. When a telephone goes off hook although, the output 
may saturate. This condition is acceptable since it only occurs for a short period (about 50ms) 
until the FSR generator is removed from the line. 
~ 
5.5.3.4 PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS FREQUENCY The peak-to-peak 
voltage versus frequency is dependent on the slew rate of the FSR amplifier and is shown in 
Figure 5.33 with the power~rails set to ±200V. 
A simple calculation assuming a triangle output wavefonn predicts the maximum 
frequency for full output voltage swing. Since the output is slew rate limited, the slope of the 
triangle wavefonn is the slew rate SR= 2.Svlµs. If the rail-to-rail change in the output voltage 
~V0111 is 380V allowing a lOV saturation at each rail, the maximum full output frequency is 
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Figure 5.33. PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS FREQUENCY 
f = 2SR = 2x2.5v/µs = 3 3KB 
max ~Vout 380V · Z (5.96) 
which is within 10% of the measured full output frequency in Figure 5.33. 
5.5.3.5 STABIUTY WHEN PHONE GOES OFF-HOOK The stability analyses done so far 
have included various ringer loads and cable lengths, and on/off hook steady state conditions. 
' 
This analysis is performed to simulate the case when a telephone goes off-hook during ringing. 
The simulated de telephone impedance is a 400!1 resistor in series with a 0.38H inductor. 
The switch hook is simulated with back to back high voltage DMOSs with a controlling 
voltage source. When the controlling voltage source greater than about 5-8V, the switch hook 
is closed. The DMOS switch is used since convergence problems in ADVICE are encountered 
with an ideal switch. 
The load impedance is 10 ringers, two at each decimonic frequency, a 50'1 cable section, 
and the de telephone impedance. Figure 5.34 shows the ringing voltage and current wavefonns 
when the telephone goes off-hook at 30ms. The current wavefonn is changed considerably 
during the off-hook condition but the perturbation of the voltage wavefo1111 is minimal. This is 
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Figure 5.34. TELEPHONE GOING OFF HOOK DURING RINGING 
due to the low closed loop output impedance of the FSR amplifier (===1'2). 
In this case with the power rails at ±200V, the FSR amplifier did not saturate, but 
saturation would be acceptable since the FSR amplifier would be removed from the line soon 
(about 10-200ms) after the off-hook condition occurs. With a ringing sequence of 2 seconds 
of ringing and 4 seconds of silence, there is a higher probability that the phone would go off-
hook during a silent interval versus during ringing. 
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Another case was run with the supply rails at ±177V where the output saturated at each 
rail. The FSR amplifier remained stable even when saturated. 
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6. CONCLUSION 
The Frequency Selective Ringing (FSR) generator has achieved the design objects for the 
r· 
I 
ringing signal and FSR amplifier stability. The primary design objectives were to provide a 
ringing signal that is within f Hz of the desired ringing frequency with each hannonic 
contribution in the signaling band of de to 200Hz less than 1 % of the ringing signal, and for 
the FSR amplifier to be unconditionally stable for all line circuit configurations. 
6.1 FSR OSC/1,1,ATOR DESIGN 
The circuitry for the FSR oscillator is designed in AT&T's 3.5µm CMOS technology. 
The fundamental ringing frequency is derived from the 128KHz system clock by dividing the 
clock frequency with a programmable divider to provide frequency selection. Using the 
divided clock signal to sequentially access a sine wave look-up table in ROM and sending the 
data to a D/A converter, a signal is produced that is a sampled sinusoid. This sampled 
sinusoid is used without filtering as the input signal for the FSR amplifier. 
Mathematical relationships show that pairs of hannonics spaced 2/ 0 (f O is the ringing 
frequency) apart occur at integer multiples of the ringing frequency and the number of samples 
per cycle of the ringing control signal. Using this relationship, it is determined that 16 samples 
per cycle of the fundamental will push the first significant hannonics out of the signaling band. 
By changing the sampling frequency with the programmable divider, all ringing control signals 
produced have 16 samples per cycle and the same relative hannonic content. 
With a fixed system clock, the accuracy with which a ringing signal can be produced is 
inversely proportional to the number of samples per cycle used. For ringing frequencies, it is 
determined that 19 samples per cycle is the maximum samples that can be used and still 
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maintain proper frequency selectivity. . ... 
In the ROM sine wave look-up table, the number of bits per sample detennines the 
accuracy by which a sample can be produced. Fourier analysis and worst case assumptions 
j 
indicate that a 7 bit wide ROM is necessary for acceptable quantization errors. The digital 
code used to store the look-up table is the absolute value plus sign bit code. The sign bit is 
. used to toggle the polarity of a unity gain amplifier at the output of the D/ A. 
6.2 FSR AMPUFIER DESIGN 
The FSR amplifier is designed in AT&T's bipolar-CMOS-DMOS (BCDMOS) High 
Voltage Dielectrically Isolated (HVDI) technology. FSR amplifier parameters are detennined 
from mathematical stability considerations using single and two pole amplifier models in a 
feedback configuration to detennine the maximum open loop output impedance and voltage 
<;, 
gain, and the unity gain frequency assuming single pole compensation. The Routh stability 
criterion, root locus, and gain/phase plots were used to for stability considerations. A phase 
margin at unity gain of 60 ° is achieved with a capacitive load. 
A 100'2 resistor with thennal protection is inserted in series with the output of the FSR 
•. 
amplifier to limit short circuit output currents and to provide protection from external fa ult 
conditions such as power crosses. The addition of this series resistance produces a zero in the 
feedback equation for ~p(s) that is within a factor of 2.5 of the location of the pole in ~p(s ). 
"-·-·· 
The inclusion of the zero creates a pole-zero cancellation effect in ~p(s) such that the worst 
case phase contribution from ~p(s) is 23 °. 
·Design parameters for the FSR amplifier from mathematical stability considerations and 
operational requirements are an output impedance of 1300, open loop voltage gain between ·~ 
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62dB and 118d8 at lOOHz with the target gain of 80dB at lOOHz, the dominant pole at 1Hz, 
and unity gain frequency just under 1MHz. The FSR amplifier has a simple single pole roll-off 
characteristic up to the unity gain frequency. 
Goals of the electrical design of the FSR amplifier are to push all high frequency poles 
in signal paths and in the output impedance out at least one decade above the unity gain 
frequency and idle power dissipation less than 500mW. 
The FSR amplifier is an all MOSFET design with external output transistors because of 
power dissipation during ringing. The external transistors are connected in a unique cascode 
arrangement with BCDMOS complementary source follower output MOSFETs for the output 
of the FSR amplifier that properly biases the external MOSFETs independent of threshold 
voltage variations and differences. 
The de open loop gain is about l 70dB and the dominant pole set up with a 20pF 
compensation capacitor is 3x10-3 Hz. The unity gain frequency is about 700KHz. All signal 
path poles are at least 10MHz, therefore, the FSR amplifier exhibits a single pole response to 
step inputs. The output impedance is 210'2 which is higher than designed although the FSR 
•· 
amplifier is stable with all ringer loads and cable configurations examined. The output 
impedance is constant with frequency up to 1MHz. 
The output buffer stage of the FSR amplifier provides two functions, buffering the gain 
stage from the output stage, and presenting a lower ac impedance to the input of the output 
stage than the gain stage's output impedance. The output buffer reduces the output impedance 
of the gain stage by more than 3.5 thus increasing the bandwidth of the output impedance by 
the same amount. 
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The output stage exhibits saturation voltages as high as 15V for ringing loads. When a 
telephone goes off-hook, over 300ma may flow in the output stage and the saturation voltage is 
over 30V in the negative direction. This causes clipping of the ringing signal but the FSR 
amplifier is removed from the line within 200ms of the off-hook condition. 
\) 
) 
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* mda4a nom (dmos 2x2 device) - Process A 
.SUBCKT MDA4A DEG S 
X2X2 D GS DMOS SCALE=l.O 
RWA DE D 1 
.FINIS 
.SUBCKT DMOS D GS 
Ml DOGS S DMOS 
Jl 01 S Sl JFET 
RACC Sl DO RMOD 
MGDC SGS D NCAP 
104.9 
RD D Dl RMOD 1.235K 
DR#l SD SDCAP 
.MODEL DMOS NCS W=l.28E-02 
6 2 87 MND 
0 
+ L= 2.4E-04 VTO = 2.804E+OO 
+ Kl - l.600E+OO BETA= 2.16SE-03 UO = l.OOOE-10 ETA=l.200E-03 
+ Ul - 2.878E-01 ADG = S.OOOE-02 BGS = l.OOOE-01 GDC = 6.000E-01 
+ PHI= 7.047E-01 WVT = 0. WKl - O . 
. MODEL AMOS PCS BETA=6.349E-04 VT0=-3 W=7.175E-03 
.MODEL NCAP PCS (BETA=O. VTO=l.l COX=0.509PF COV=OPF CBG=O. 
+ ISD=O. ISS=O. CJD=O. CJS=O. W=l.O L=l. GDC=l.O Kl=0.7 
· .MODEL SDCAP D CJ0l=0.0966PF , 
.MODEL JFET NJF VT0=-10.0 BETA=l.274E-04 L=0.006 \ 
.MODEL RMOD R (TC1=8200 TC2=100) 
.FINIS 
Appendix A 
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* hpaSOa high voltage P channel MOS rfl-dmp 8 7 86 
.SUBCKT HPASOA (0 G SB) 
Ml D G SB SB HP50D50 
DR#l D SB DDB5050 
.MOD HP50D50 PCS L=SOE-4 W=lE-4 BETA=2.82E-7 VT0=.753 UO=O 
+ ETA=lE-6 BGS=lE-3 ADG=2E-4 Ul=.076 
·, 
+ COX=5.76E-8 CBG=O.O 
.MOD DDB5050 D CJ01=9.96E-15 
.FINIS 
* hpalOa high voltage P channel MOS rfl-dmp 8 7 86 
* 9um is the distance between the source P and chan P 
.SUBCKT HPA58_9A (D G SB) 
Ml D G SB SB HP10D10 
DR#l D SB DDB1010 
.MOD HPlODlO PCS L=9E-4 W=SBE-4 BETA=SO.SE-6 VT0=.759 UO=O 
+ ETA=lE-6 BGS=lE-3 ADG=2E-4 Ul=.167 
+ COX=5.76E-8 CBG=O.O 
.MOD DDB1010 D CJ01=0.0107P 
.FINIS 
* HVPMOS MODEL ( WARNING EXPERIMENTAL MODEL) 
.SUBCKT HPA58 9B D GS 
-Ml DOGS S PMOS 
Jl D S DO JFET 
01 D S SDCAP 
CGS GS 0.293PF 
.PRO PCH PCS DL = O. 
+ DOV= 1.300E-04 MOB= 3.252E+02 
+ KOX = 3.900E+00 TOX = 1.000E-05 
+ KVT = 1.323E+03 R2VO= 8.065E-02 
+ KOC2= 6.206E-01 KVS1= 1.000E-10 
+ CJP = 2.700E-12 PB - 7.000E-01 
+ RSW = O. ISA - 3.000E-08 
+ TBO = -l.400E+00 TUl - O. 
+ BGS = l:OOOE-03 GDC = 6.000E-01 
+ KFN2= 2.000E-18 ADl = 5.000E-02 
DW 
VFB = 
WVT -
KM = 
KVS2= 
MB -
TVT = 
SCAL= 
KBRK= 
AD2 -
-
-
o. 
3.216E-02 
0. 
2.?00E-05 
l.OOOE-10 
4.BOOE-01 
3.SOOE-03 
1.000E-04 
8.699E+02 
2.218E-04 
.DEVICE PMOS pch PCS (LM=9 WM=SS) 
.MODEL JFET PJF VT0=-125.0 BETA=6.090E-07 L=9.52E-2 
.MODEL SDCAP D CJ01=0.828PF 
.FINIS 
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DJ 
DOP = 
WKl = 
KOCl= 
CJA = 
RDW -
TUO = 
ADG -
VTL -
BGl = 
= 1.016E-04 
10.444E+l4 
0 • 
l.OOOE-10 
9.600E-09 
0. 
2.000E-03 
~ 
2.000E-04 
-l.391E-06 
5.000E-02 
• 
. 
\ 
* pch (p ch~n mus) Process B, Nominal gm, 7-28-87 
* .TITLE ADVICE file extracted from TABOUT.P 
. PRO PCH PCS DL 0. ow - o . -
+ DOV= l.300E-04 MOB= 3.252E+02 VFB = 3.416E-01 
+ KOX = 3.900E+OO TOX = 1.000E-05 WVT = o. 
+ KVT = 1.323E+03 R2VO= 8.065E-02 KM - 2 .. 700E-05 -
+ KOC2= 1.206E+00 KVS1= 1.000E-10 KVS2= 1.000E-10 
+ CJP - 2.700E-12 PB - 7.000E-01 MB 4.SOOE-01 - -
+ RSW = 0. ISA - 3.000E-08 TVT = 3.SOOE-03 -
+ TBO = -1.400E+OO TUl - 0. SCAL= 1.000E-04 
+ BGS - 1.400E+OO GDC - 6.000E-01 KBRK= 8.699E+02 - -
+ KFN2= 2.000E-18 AD1 - 5.000E-02 AD2 - 2.218E-04 - -
* nch (n chan mos) - Process B, nominal gm, 7-28-87 
* .TITLE ADVICE file extracted from TABOUT.N 
.PRO NCH NCS DL - 0. ow - 0. 
+ DOV= 1.300E-04 MOB= 5.933E+02 VFB = -1.SOlE+OO 
+ KOX = 3.900E+OO TOX = 1.000E-05 WVT = 0. 
+ KVT = 1.000E-10 R2VO= 8.703E-04 KM - l.565E-05 
+ KOC2= 4.612E-01 KVS1= -l.859E-04 KVS2= 1.000E-10 
+ CJP - 2.400E-12 PB - 7.SOOE-01 MB - 4.400E-01 - -
+ RSW = 0. ISA - 3.000E-08 TVT = 3.200E-03 
+ TBO = -1.700E+OO TUl - 5.000E-03 SCAL= l.OOOE-04 -
+ BGS 
-
1.400E+OO GDC - 6.000E-01 KBRK= 0. 
+ KFN2= 2.SOOE-17 ADl - 1.426E-01 AD2 - 8.596E-05 - -
*P-CHANNEL DEVICES LVCMOS 
.DEV MPSA PCH PCS WM=l LM=S AS=22 AD=22 
.DEV MP20A PCH PCS WM=l LM=20 AS=22 AD=22 
.DEV MP13A PCH PCS WM=l LM=13 AS=22 AD=22 
.DEV MPlOA PCH PCS WM=l LM=lO AS=22 AD=22 
*N-CHANNEL DEVICES LVCMOS 
.DEV MNSA NCH NCS WM=l LM=S AS=22 AD=22 
.DEV MN20A NCH NCS WM=l LM=20 AS=22 AD=22 
.DEV MN13A NCH NCS WM=l LM=13 AS=22 AD=22 
.DEV MNlOA NCH NCS WM=l LM=lO AS=22 AD=22 
.MODEL DMNSUB D Il=l.319E-17 CJO=l.OOOPF 
} 
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MND 
DJ - l.016E-04 
DOP - 8.444E+l4 
WKl - 0. 
KOCl= 1.000E-10 
9.600E-09 CJA -
-
ROW = 0. 
TUO - 2.000E-03 
ADG - 1.000E+OO -
VTL - -1.391E-06 -
BGl - 5.000E-02 
-
MND 
DJ - 1.348E-04 -
DOP = 1.905E+l6 
WKl - 0. 
KOCl= 1.000E-10 
CJA - 1.000E-08 
RDW - 0. -
TUO - 6.000E-04 
ADG - l.OOOE+OO -
VTL - -2.016E-05 
BGl - 5.000E-02 -
J: 
' * za13a nominal (zener subckt) A Process 8-12-87 mnd 
.SUBCKT ZA13A AK 
DR#l SAO DZ13 
VBD AO A 12.16 
Jl KA S JFT 
DR#2 AK DF2 
.mod DZ13 D I1=4.119E-17 CJ0=0.9PF 
+ N=l.211 RS=3.2E+Ol I2=3.119E-17 
.mod DF2 D Il=l.262E-17 I2=1.3E-17 N=l.33619 RS=2.83E+Ol 
.mod JFT NJF VT0=-18.8 BETA=l.422E-05 L=9.8E+00 
+ RS=40.5 RD=40.5 
.FINIS 
* za26a nominal (zener subckt) A Process 8-12-87 mnd 
.SUBCKT ZA26A AK 
DR#l SAO DZ26 
VBD AO A 25.46 
Jl KA S JFT 
DR#2 AK DF2 
.mod DZ26 D Il=l.319E-17 CJ0=0.437PF 
+ N=l.387 RS=3.72E+OO I2=8.229E-17 
.mod DF2 D Il=l.122E-17 I2=1.3E-17 N=l.33619 RS=2.95E+Ol 
.mod JFT NJF VT0=-29.8 BETA=2.322E-05 L=9.8E+OO RS=Sl.O 
.FINIS 
* za8a nominal (zener subckt) - Process A 8-12-87 mnd 
.SUBCKT ZA8A AK 
DR#l SAO DZ8 
VBD AO A 8.062 
Jl KA S JFT 
DR#2 AK DF2 
.mod DZ8 D I1=3.262E-17 CJO=l.2PF 
+ N=l.1362 I2=9.87E-16 RS=4.95E+OO 
.mod DF2 D I1=6.262E-17 I2=5.3E-17 N=l.33619 RS=S.83E+Ol 
.mod JFT NJF VT0=-18.2 BETA=4.552E-04 L=6.2E-02 
.FINIS 
.MOD FDF D 
.SUBCKT ZilS AK 
Dl A 2 FDF 
D2 2 1 FDF 
VZ 1 A 14 
R K 2 100 
.FINIS 
,, ',J 
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* jlkSa nom - 3-31-88 MND 
.MODEL JlKSA PJF VT0=-1.5745 BETA=2.442E-4 L=2.22E-2 
+ RS=l40.6 RD=140.6 CGS=l.54P CGD=3.081P 
* jlka nom - MND 3-31-88 
.MODEL JlKA PJF VT0=-1.5478 BETA=5.375E-4 L=9.52E-3 
+ RS=266.95 RD=266.95 CGS=l.785P CGD=3.570P 
* j6ka nom - 3-31-88 MND 
.MODEL J6KA PJF VT0=-1.904 BETA=4.545E-5 L=l.025E-2 
+ RS=712.46 RD=712.46 CGS=0.516P CGD=l.031P 
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.SUBCKT PFET 
Ml D G SB SB 
DR#l D SB 
.MOD HP10Dl0 
+ 
+ 
+ 
(D G SB) 
HP10Dl0 . 
DDB1010 
PCS L=40E-4 W=2170E-4 BETA=SOE-3 VT0=3.5 
ETA=O BGS=lE-3 ADG=2E-4 Ul=.167 Kl=O 
COX=5.76E-8 CBG=O.O COV=SE-12 
Kl=O WKl=O Ul=O RD=75 
.MOD DDB1010 D CJOl=S.OP 
.FINIS 
• 
. SUBCKT NFET 
Ml D G SB SB 
DR#l SB D 
.MOD HP10Dl0 
+ 
+ 
+ 
.MOD DDB1010 
.FINIS 
(D G SB) 
HPlODlO 
DDB1010 
NCS L=40E-4 W=2170E-4 BETA=SOE-3 VT0=3.0 
ETA=O BGS=lE-3 ADG=2E-4 Ul=.167 Kl=O 
COX=S.76E-8 CBG=O.O COV=SE-12 
Kl=O WKl=O Ul=O RD=35 
D CJOl=S.OP 
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/ 
FSR AMPLIFIER CASCODE OUTPUT - CLOSED LOOP 5-11-88 
. USE .. / lib/dmos 
.USE .. /lib/hvpmos2 
.USE .. /lib/crnos 
.USE .. /lib/diodea 
.USE .. /lib/jfetb 
.USE .. /lib/supertex 
RA VDD 7 lOOOOrneg 
RB 10 VSS lOOOOmeg 
RC VSS 19 lOOOOmeg 
RD VOUT O lOOOOrneg 
RE 21 23 lOOMEG 
RH 19 25 lOOMEG 
.INIT V(l?)=-50 
.!NIT V(24)=-50 
.INIT V(l2)=-246.963 
.INIT V(7)=1.63h/ 
.INIT V(l0)=-1.7 
.INIT V(l4)=-41.386 
* .!NIT V(l7)=0 
* .!NIT V(24)=0 
* .!NIT V(l2)=-196.963 
* .!NIT V(7)=1.63 
* .INIT V(l0)=-1.7 
* .!NIT V(l4)=8.614 
VIN VI O sin(O lu lk) ac 
RI VI VIN 100 
RF VIN 24 100K 
RB1 VBAT 8 100K 
RB2 8 VI 100 
RS 24 VOUT 100 
RL VOUT O lOK 
VBAT VBAT O -50 
VDD VDD VBAT +200 
VSS VSS VBAT -200 
* IL O 24 0 
* BIAS CIRCUIT 
Rl VDD 1 20MEG 
R2 2 3 45.SK 
R3 SA 5 20K 
XD1 VSS 1 ZA13A 
XMl 6 1 2 DMOS SCALE=l 
XM2 4 4 SA DMOS SCALE=0.25 
M3 5 5 VSS VSS MNSA SW=25 
XM4 6 6 VDD HPASS 9A ~.GALE=l 
- ~"' 
Jl 4 2 3 J6KA 
? 
* INPUT STAGE 
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XMS 7 6 VDD HPA58 9A SCALE=2.4 
-M6 16 VIN 7 7 MPSA SW=75 
M7 15 8 7 7 MPSA SW=75 
MS 9 9 7 7. MPSA SW=SO 
M9 10 10 9 7 MPSA SW=SO 
XMlO 11 10 16 HPA58 9A SCALE=l 
XMll 12 10 15 HPA58 9A SCALE=l 
-XM12 10 4 13 DMOS SCALE=l 
M13 13 5 VSS VSS MNSA SW=lO 
M14 11 11 VSS VSS MNlOA SW=20 
MlS 12 11 VSS VSS MNlOA SW=20 
* GAIN/DOMINANT POLE STAGE 
XM16 14 6 VDD HPA58 9A SCALE=8 
-XM17 14 12 VSS DMOS SCALE=S 
CC 14 12 20pF 
* BUFFER STAGE 
XM18 VDD 14 21 DMOS SCALE=42 
M19 22 22 17 17 MNSA SW=3075 
M20 18 18 17 17 MPSA SW=SOOO 
XM21 19 4 20 DMOS SCALE=! 
M22 20 5 VSS VSS MNSA SW=300 
M40 21 23 22 22 MNSA SW=3075 
M41 19 25 18 18 MPSA SW=SOOO 
* OUTPUT STAGE 
XM23 VDD 21 23 NFET 
M24 23 22 24 24 MNSA SW=3075 
M25 25 18 24 24 MPSA SW=SOOO 
XM26 VSS 19 25 PFET 
* BIAS CIRCUIT OUTPUTS 
.OUT VDD VDD 0 
.OUT VSS VSS 0 
.OUT ISS VSS 
.OUT IDD VDD 
.OUT Vl 1 VSS 
.OUT V2 2 VSS 
.OUT V3 3 VSS 
.OUT V4 4 VSS 
.OUT VS S VSS 
.OUT V6 VDD 6 
.OUT !Ml XMl 6 
.OUT VGSJl 2 3 
* INPUT STAGE OUTPUTS 
.OUT V7 7 0 
.OUT VIN VIN 8 
.OUT VI VI 0 
.OUT VS 8 0 
.OUT V9 7 9 
.OUT VlO 7 10 
.OUT Vl6 7 16 
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.OUT VlS 7 15 
.OUT·Vll 11 VSS 
.OUT Vl2 12 VSS 
* GAIN/DOMINANT POLE STAGE 
.OUT V14 14 0 
.OUT IM17 XM17 14 
* BUFFER STAGE 
.OUT V21 21 0 
.OUT V22 22 0 
.OUT Vl7 17 0 
.OUT Vl8 18 0 
.OUT V19 19 0 
.OUT V20 20 VSS 
.OUT V23 23 0 
.OUT VOUT 24 0 
.OUT V25 25 0 
.OUT IOUT RS 
.OUT IM24 M24 23 
.OUT IM25 M25 25 
.OUT VPSAT VDD 24 
.OUT VNSAT VSS 24 
* TEST OUTPUTS 
.END 
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***** NODE VOLTAGES 
NODE 
(0 
(11 
(14 
(17 
(2 
(22 
(25 
( 5 
( 7 
(VBAT 
(VIN 
(XD1 
.AO 
(XMl 
.Dl 
(XM12 
.Dl 
(XM17 
.Dl 
VOLTAGE NODE VOLTAGE NODE 
) O.OOOOOE+OO (l 
) -2.47603E+02 (12 
) -4.27725E+Ol (15 
) -4.81714E+Ol (18 
) -2.40063E+02 (20 
) -4.69020E+Ol (23 
) -5.08309E+Ol (3 
) -2.48308E+02 (SA 
) l.58696E+OO (8 
) -5.00000E+Ol (VDD 
) -4.75541E-02 (VOUT 
) -2.37840E+02 (XDl 
. s 
) l.48024E+02 (XMl 
.Sl 
) -1.76516E+OO (XM12 
.Sl 
) ~4.28230E+Ol (XM17 
.Sl 
) -2.37079E+02 (10 
) -2.46963E+02 (13 
) 1.91735E-01 (16 
) -4.95457E+Ol (19 
) -2.48111E+02 (21 
) -4.56321E+Ol (24 
) -2.41217E+02 (4 
) -2.47804E+02 (6 
) -4.99500E-02 (9 
) l.50000E+02 (VI 
) -4.71303E+Ol (VSS 
~-) -2.37149E+02 (XMl 
.DO 
) -2. 30309E+02 ( XM12 
.DO 
) -2.37716E+02 (XM17 
.DO 
) -2.40383E+02 (XM18 
.DO 
Appendix C 
- 131 .-
. ;, 
VOLTAGE 
) -1.75223E+OO 
) -2.47532E+02 
) l.85716E-01 
) -5.47864E+Ol 
) -4.56690E+Ol 
) -4.76016E+Ol 
) -2.44615E+02 
) l.48055E+02 
) 5. 4002 3E--0·2 
·.,\.,. ) 0 . 0 0 0 0 0 E + 0 0 
) -2.50000E+02 
) -2.30312E+02 
) -2.37717E+02 
) -2.40387E+02 
) -3.58341E+Ol 
(XM18 
.Dl 
(XM2 
.Dl 
(XM21 
.Dl 
) 1,49991E+02 (XM18 
.Sl 
) -2.44739E+02 (XM2 
.Sl 
) -5. 51·638E+O 1 ( XM2 l 
.Sl 
) -3.58333E+Ol (XM2 
.DO 
) -2.44796E+02 (XM21 
.DO 
) -2.39179E+02 
***** RESISTOR OPERATING POINTS 
NAME 
RA 
RB 
RC 
RD 
RE 
RH 
RI 
RF 
RB1 
RB2 
RS 
RL 
Rl 
R2 
R3 
XMl 
.RACC 
XMl 
.RD 
XM2 
.RACC 
XM2 
.RD 
XM12 
.RACC 
XM12 
.RD 
XMl 7 
.RACC 
XMl 7 
.RD 
XM18 
.RACC 
XM18 
.RD 
XM21 
.RACC 
XM21 
.RD 
,, 
CURRENT VOLTAGE 
1.484E-08 148.413 
2.482E-08 248.248 
-1. 952E-08 -195.214 
-4.713E-09 -47.130 
-3.689E-10 -0.037 
-3.956E-08 -3.956 
4.755E-04 0.048 
4.755E-04 47.554 
-4.995E-04 -49.950 
-4.995E-04 -0.050 
-4.713E-03 -0.471 
-4.713E-03 -47.130 
1.935E-05 387.079 
2.520E-05 1.154 
2.520E-05 0.504 
2.519E-05 0.003 
2.520E-05 0.031 
2.520E-05 0.011 
2.520E-05 0.124 
l.047E-05 0.001 
l.047E-05 0.013 
2.042E-04 0.004 
2.042E-04 0.050 
3.0SSE-04 0.001 
3.0SSE-04 0.009 
3.0SSE-04 0.032 
3.0SSE-04 0.377 
POWER VALUE 
2.203E-06 l.OOOE+lO 
6.163E-06 l.OOOE+lO 
3.811E-06 l.OOOE+lO 
2.221E-07 l.OOOE+lO 
l.361E-11 l.OOOE+08 
l.565E-07 l.OOOE+08 
2.261E-05 1.000E+02 
2.261E-02 1.000E+OS 
2.495E-02 1.000E+OS 
2.495E-05 l.OOOE+02 
2.221E-03 l.OOOE+02 
2.221E-01 1.000E+04 
7.491E-03 2.000E+07 
2.908E-05 4.580E+04 
1.270E-05 2.000E+04 
6.659E-08 1.049E+02 
7.840E-07 1.235E+03 
2.664E-07 4.196E+02 
3.136E-06 4.940E+03 
1.150E-08 1.049E+02 
1.354E-07 1.235E+03 
8.751E-07 2.098E+Ol 
1.030E-05 2.470E+02 
2.331E-07 2.498E+00 
2.745E-06 2.940E+Ol 
9.792E-06 1.049E+02 
1.153E-04 1.235E+03 
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) -2.44807E+02 
) -2.39211E+02 
***** CAPACITOR OPERATING POINTS 
NAME CURRENT VOLTAGE POWER VALUE 
CC O.OOOE+OO 204.190 O.OOOE+OO 1.235E+03 
***** INDEPENDENT VOLTAGE SOURCE OPERATING POINTS 
NAME 
VIN 
VBAT 
VDD 
vss 
XDl 
.VBD 
CURRENT VOLTAGE 
-9.750E-04 
5.688E-03 
-6.156E-04 
5.804E-03 
l.935E-05 
0.000 
-50.000 
200.000 
-200.000 
12.160 
***** DIODE OPERATING POINTS 
NAME ID VD 
XD1 l.935E-05 0.690 
.DR#l 
-1~21 XD1 -l.292E-ll 
' 
.DR#2 
XMl -3.881E-10 -388.118 
.DR#l 
XM2 -3.189E-12 -3.189 
.DR#l 
XM4 -1.945E-12 -1.945 
.DR#l 
XM5 -1.484E-10 -148.413 
.DR#l 
XMlO -2.478E-10 -247.789 
.DR#l . \ 
./ ~ 
XMll ~ ,~\ - 2 . 4 7 2 E -1 0 -247.154 
.DR#l ' 
XM12 -2.458E-10 -245.779 
.DR#l 
XM16 -1.928E-10 -192.773 
.DR#l 
XM17 -2.072E-10 -207.227 
.DR#l 
XM18 -1.957E-10 -195.669 
.DR#l 
XM21 -1.933E-10 -193.325 
.DR#l 
XM23 -1.956E-10 -195.632 
.DR#l 
XM26 -1.992E-10 -199.169 
.DR#l 
POWER 
O.OOOE+OO 
-2.844E-01 
-l.231E-01 
-l.161E+OO 
2.353E-04 
POWER 
l.336E-05 
1.670E-10 
1.506E-07 
1.017E-11 
3.782E-12 
2.203E-08 
6.140E-08 
6.109E-08 
6.041E-08 
3.716E-08 
4.294E-08 
3.829E-08 
3.737E-08 
3.827E-08 
3.967E-08 
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***** JFET OPERATING POINTS 
NAME ID VGS VGD VOS 
Jl -2.520E-05 -1.172 -4.534 3.362 
XD1 1.935E-05 -12.852 -12.920 0.069 
.Jl 
XMl 2.520E-05 -9.754 -388.087 378.333 
.Jl 
XM2 2.520E-05 -3.008 ·-3. 065 0.057 
.Jl 
XM12 1.047E-05 -9.816 -245.766 235.951 
.Jl 
XM17 2.042E-04 -9.617 -207.177 197.560 
.Jl 
XM18 3.055E-04 -9.836 -195.660 185.824 
.Jl 
XM21 3.055E-04 -8.932 -192.947 184.015 
.Jl 
***** MOSFET OPERATING POINTS 
NAME ID 
M3 2.52E-05 
M6 -2.53E-05 
M7 -2.55E-05 
MS -1.05E-05 
M9 -1.05E-05 
M13 1.0SE-05 
M14 2.53E-05 
M15 2.55E-05 
M19 3.06E-04 
M20 -3.06E-04 
M22 3.06E-04 
M40 3.06E-04 
M41 -3.06E-04 
M24 2.23E-11 
M25 -5.19E-03 
XMl 2.52E-05 
.Ml 
XMl -3.88E-10 
.MGDC 
XM2 2.52E-05 
.Ml 
XM2 -3.19E-12 
.MGDC 
XM4 -2.52E-05 
.Ml 
XM5 -6.13E-05 
.Ml 
XMlO -2.53E-05 
.Ml 
XMll -2.SSE-05 
.Ml 
\ 
VGS 
1.69 
1.63 
1.64 
1.53 
1.81 
1.69 
2.40 
2.40 
1.27 
1.37 
1.69 
1.27 
1.29 
0.70 
1.94 
2.98 
-2.98 
3.19 
-3.19 
1.94 
1.94 
1.94 
1.94 
VGD VDS VBS 
0.00 1.69 0.00 
0.23 1.40 0.00 
0.24 1.40 0.00 
0.00 1.53 0.00 
0.00 1.81 -1.53 
-0.78 2.47 0.00 
0.00 2.40 0.00 
-0.64 3.04 0.00 
0.00 1.27 0.00 
0.00 l .·37 0.00 
-0.20 1.89 0.00 
0.04 1.23 0.00 
-3.96 5. 24 0.00 
-1.27 1.97 0.00 
-1.29 3.23 0.00 
-6.77 9.75 0.00 
-2.98 o.oo ****** 
0.19 3.00 
-3.19 0.00 
0.00 1.94 
****** 148.41 0 
****** 247.79 
****** 247.15 
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0.00 
-3.19 
0.00 
0.00 
0.00 
0.00 
POWER 
............ '- .,~• 
-a.411E·-os 
1.331E-06 
9.532E-03 
1.431E-06 
2.471E-03 
4.035E-02 
5.677E-02 
5.622E-02 
VTH VSAT POWER 
1.07 0.34 4.26E-05 
1.19 0.36 -3.54E-05 
1.19 0.36 -3.56E-05 
1.19 0.27 -1.61E-05 
1.47 0.26 -l.90E-05 
1.07 0.34 2.58E-05 
1.15 0.70 6.06E-05 
1.14 0.70 7.75E-05 
1.08 0.10 3.88E-04 
1.19 0.13 -4.20E-04 
1.07 0.34 5.77E-04 
1.08 0.10 3.77E-04 
1.10 0.05 -l.60E-03 
1.07 0.00 4.40E-11 
1.15 0.64 -l.68E-02 
2.80 0.11 2.46E-04 
14.36 0.00 O.OOE+OO 
2.80 0.22 7.SSE-05 
1.92 0.00 O.OOE+OO 
0.76 0.84 -4.90E-05 
0.76 0.84 -9.09E-03 
0.76 0.84 -6.26E-03 
0.76 0.84 -6.30E-03 
" 
" 
\ 
XM12 
.Ml 
XM12 
.MGDC 
XM16 
.Ml 
XM17 
.Ml 
XMl 7 
.MGDC 
XM18 
.Ml 
XM18 
.MGDC 
XM21 
.Ml 
XM21 
.MGDC 
XM23 
.Ml 
XM26 
.Ml 
1.0SE-05 2.92 
-2.46E-10 -2.92 
-2.04E-04 1.94 
2.04E-04 3.04 
-2.07E-10 -3.04 
3.06E-04 2.90 
-l.96E-10 -2.90 
3.06E-04 3.50 
-1.93E-10 -3.50 
l.96E-10 -0.04 
-5.19E-03 3.96 
-6.90 9.81 
-2.92 0.00 
****** 192.77 
-6.58 9.61 
-3.04 0.00 
-6.94 9.83 
-2.90 0.00 
-5.40 8.90 
-3.50 0.00 
****** 195.63 
****** 198.78 
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0.00 
****** 
0.00 
0.00 
****** 
0.00 
****** 
0.00 
****** 
0.00 
0.00 
2.80 0.07 1.03E-04 
11.55 0.00 O.OOE+OO 
0.76 0.84 -3.94E-02 
2.80 0.14 1.96E-03 
10.65 o.oo O.OOE+OO 
2.80 0.06 3.00E-03 
10.36 0.00 O.OOE+OO 
2.80 0.37 2.72E-03 
10.31 0.00 O.OOE+OO 
3.00 0.00 3.83E-08 
3.50 0.46 -l.03E+OO C 
,, ', ·1 
i ' 
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